











#### LT1013, LT1013D, LT1013M, LT1013AM

SLOS018I-MAY 1988-REVISED JULY 2016

# LT1013x Dual Precision Operational Amplifier

#### **Features**

- Single-Supply Operation
  - Input Voltage Range Extends to Ground
  - Output Swings to Ground While Sinking Current
- Phase Reversal Protection
- Input Offset Voltage
  - 150 µV Maximum at 25°C for LT1013AM
- Offset-Voltage Temperature Coefficient
  - 2 μV/°C Maximum for LT1013AM
- Input Offset Current
  - 0.8 nA Maximum at 25°C for LT1013AM
- High Gain
  - 1.5 V/ $\mu$ V Minimum (R<sub>L</sub> = 2 k $\Omega$ ) for LT1013AM
  - 0.8 V/ $\mu$ V Minimum (R<sub>I</sub> = 600 k $\Omega$ ) for LT1013AM
- Low Supply Current
  - 0.5 mA Maximum at  $T_A = 25$ °C for LT1013AM
- Low Peak-to-Peak Noise Voltage
  - 0.55 µV Typical
- Low Current Noise
  - 0.07 pA/√Hz Typical
- For Die Only Option, See LT1013-DIE

## Applications

- Thermocouple Amplifiers
- Low-Side Current Measurement
- Instrumentation Amplifiers

## 3 Description

The LT1013x devices are dual precision operational amplifiers, featuring high gain, low supply current, low noise, and low-offset-voltage temperature coefficient.

The LT1013x devices can be operated from a single 5-V power supply; the common-mode input voltage range includes ground, and the output can also swing to within a few millivolts of ground. Crossover distortion is eliminated. The LT1013x can be operated with both dual ± 15-V and single 5-V supplies.

The LT1013C and LT1013D are characterized for operation from 0°C to 70°C. The LT1013DI is characterized for operation from -40°C to 105°C. The LT1013M, LT1013AM, and LT1013DM characterized for operation over the full military temperature range of -55°C to 125°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)
LT1013D LT1013DD	SOIC (8)	4.90 mm × 3.91 mm
LT1013P LT1013DP	PDIP (8)	9.81 mm × 6.35 mm
LT1013MFK LT1013AMFK	LCCC (20)	8.89 mm × 8.89 mm
LT1013MJG LT1013AMJG	CDIP (8)	9.60 mm × 6.67 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Symbol (Each Amplifier)



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1	6.18 Typical Characteristics12
2	Applications 1	7 Detailed Description 17
3	Description 1	7.1 Overview
4	Revision History2	7.2 Functional Block Diagram
5	Pin Configuration and Functions	7.3 Feature Description17
6	Specifications4	7.4 Device Functional Modes
U	6.1 Absolute Maximum Ratings	8 Application and Implementation 20
	6.2 ESD Ratings	8.1 Application Information
	6.3 Recommended Operating Conditions	8.2 Typical Application
	6.4 Thermal Information	9 Power Supply Recommendations
	6.5 Electrical Characteristics: LT1013C, ±15 V	10 Layout
	6.6 Electrical Characteristics: LT1013C, 5 V	10.1 Layout Guidelines21
	6.7 Electrical Characteristics: LT1013D, ±15 V 6	10.2 Layout Examples22
	6.8 Electrical Characteristics: LT1013D, 5 V	11 Device and Documentation Support 23
	6.9 Electrical Characteristics: LT1013DI, ±15 V 7	11.1 Device Support23
	6.10 Electrical Characteristics: LT1013DI, 5 V	11.2 Related Links
	6.11 Electrical Characteristics: LT1013M, ±15 V 8	11.3 Receiving Notification of Documentation Updates 23
	6.12 Electrical Characteristics: LT1013M, 5 V9	11.4 Community Resources23
	6.13 Electrical Characteristics: LT1013AM, ±15 V 9	11.5 Trademarks
	6.14 Electrical Characteristics: LT1013AM, 5 V 10	11.6 Electrostatic Discharge Caution
	6.15 Electrical Characteristics: LT1013DM, ±15 V 10	11.7 Glossary23
	6.16 Electrical Characteristics: LT1013DM, 5 V 11	12 Mechanical, Packaging, and Orderable
	6.17 Operating Characteristics	Information 24

## 4 Revision History


#### Changes from Revision H (November 2004) to Revision I

Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.




## 5 Pin Configuration and Functions



#### LT1013M and LT1013AM JG Package or LT1013 and LT1013D P Package 8-Pin CDIP or PDIP **Top View** 10UT [ 8 VCC+ 7 1IN- [ 2 20UT 3 6 1IN+ □ 2IN-5 VCC- [ 2IN+

Not to scale

#### LT1013M and LT1013AM FK Package 20-Pin LCCC Top View



#### **Pin Functions**

		PIN		1/0	DESCRIPTION
NAME	SOIC	LCCC	CDIP, PDIP	1/0	DESCRIPTION
1IN+	1	7	3	I	Noninverting input for channel 1
1IN-	8	5	2	I	Inverting input for channel 1
1OUT	7	2	1	0	Output for channel 1
2IN+	3	12	5	I	Noninverting input for channel 2
2IN-	4	15	6	I	Inverting input for channel 2
2OUT	5	17	7	0	Output for channel 2
NC	_	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	_	_	No internal connection
VCC+	6	20	8	_	Positive supply Voltage
VCC-	2	10	4	_	Negative supply Voltage



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC+</sub> - V <sub>CC-</sub>	Supply voltage <sup>(2)</sup>		-0.3	44	V
VI	Input voltage (any input)		V <sub>CC</sub> 5	$V_{CC+}$	V
	Differential input voltage <sup>(3)</sup>			±30	V
	Duration of short-circuit current at (or below) 25°C <sup>(4)</sup>		Unlim	ited	
	Case temperature for 60 s	FK package		260	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 s	JG package		300	°C
$T_J$	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature	·	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	
LT1013	in D and P packages				
V	Electrostatic Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		±1000		
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		V	
LT1013	D in D and P packages				
V Electrostatic		trostatic Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)			
$V_{(ESD)}$	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		V	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC+</sub> - V <sub>CC-</sub>	Supply voltage		5	30	V
		LT1013C, LT1013D	0	70	
T <sub>A</sub>	Ambient temperature	LT1013DI	-40	105	°C
		LT1013M, LT1013AM, LT1013DM	<b>-</b> 55	125	
V	lanut common mode voltage	LT1013C, LT1013D, LT1013DI	V <sub>CC</sub> -	V <sub>CC+</sub> – 2	\/
V <sub>ICM</sub>	Input common-mode voltage	LT1013M, LT1013AM, LT1013DM	V <sub>CC-</sub> + 0.1	V <sub>CC+</sub> – 2	V

Supply voltage is V<sub>CC+</sub> with respect to V<sub>CC-</sub>. Differential voltage is IN+ with respect to IN-.

The output may be shorted to either supply.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

			LT101	3x		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	P (PDIP)	FK (LCCC)	JG (CDIP)	UNIT
		8 PINS	8 PINS	20 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)(3)	101.6	49.5	_	_	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.6	38.7	35.7 <sup>(4)</sup>	58.5 <sup>(4)</sup>	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42	26.7	34.8	82.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.3	15.9	_	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	41.5	26.6	_	_	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	4.0 <sup>(4)</sup>	10.8 <sup>(4)</sup>	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} T_A)/R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.
- 3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) R<sub>θJC(top)</sub> and R<sub>θJC(bot)</sub>thermal impedances are calculated in accordance with MIL-STD-883 for LCCC and CDIP

## 6.5 Electrical Characteristics: LT1013C, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
.,	hand effect well-	D 50.0	25°C		60	300	
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range			400	μV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage		Full range		0.4	2.5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5		μV/mo
	Input offset current		25°C		0.2	1.5	nA
I <sub>IO</sub>	input onset current		Full range			2.8	ΠA
	lanut bina numant		25°C		-15	-30	Λ
I <sub>IB</sub>	Input bias current		Full range			-38	nA
V <sub>ICR</sub>	CR Common-mode input voltage range	December de director	25°C	-15		13.5	V
VICR		Recommended range	Full range	-15		13	V
,, Maximum pea	Maximum peak output	D 2kO	25°C	±12.5	±14		V
VOM	V <sub>OM</sub> voltage swing	$R_L = 2 k\Omega$	Full range	±12			V
		$V_{O} = \pm 10 \text{ V}, R_{L} = 600 \Omega$	25°C	0.5	0.2		
$A_{VD}$	Large-signal differential voltage amplification $V_0 = \pm 10^{\circ}$	V .40 V D 01-0	25°C	1.2	7		V/µV
		$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	0.7			
OMBD		V <sub>IC</sub> = −15 V to 13.5 V	25°C	97	114		-ID
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = −14.9 V to 13 V	Full range	94			dB
	Supply-voltage rejection ratio	V 0.V/ 40.V/	25°C	100	117		in.
k <sub>SVR</sub>	(ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	97			dB
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		MΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4		GΩ
	Complete access to an area 200		25°C		0.35	0.55	
I <sub>CC</sub>	Supply current per amplifier		Full range			0.7	mA

<sup>(1)</sup> Full range is 0°C to 70°C.

(2) All typical values are at  $T_A = 25$ °C.



## 6.6 Electrical Characteristics: LT1013C, 5 V

at specified free-air temperature,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = 0$ ,  $V_O = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
,	Input offect veltage	D 50.0	25°C		90	450	\/
/ <sub>10</sub>	Input offset voltage	$R_S = 50 \Omega$	Full range			570	μV
	land offer at any and		25°C		0.3	2	nA
Ю	Input offset current		Full range			6	ΠA
-	Input bias current		25°C		-18	-50	A
IB	input bias current		Full range			-90	nA
	Common mode input voltage ronge	Decemmended rooms	25°C	0		3.5	V
/ <sub>ICR</sub>	Common-mode input voltage range	Recommended range	Full range	0		3	V
		Output low, No load	25°C		15	25	
		Output low B = 600 O to CND	25°C		5	10	
		Output low, $R_L = 600 \Omega$ to GND	Full range			13	
/ <sub>OM</sub>	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
		Output high, No load	25°C	4	4.4		
		Output high D 600 O to CND	25°C	3.4	4		
		Output high, $R_L = 600 \Omega$ to GND	Full range	3.2			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_O$ = 5 mV to 4 V, $R_L$ = 500 $\Omega$	25°C		1		V/µV
-	Supply current per amplifier		25°C		0.32	0.5	m۸
CC	Supply current per amplifier		Full range			0.55	mA

## 6.7 Electrical Characteristics: LT1013D, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
W	Input offset voltage	P - 50 O	25°C		200	800	μV
$V_{IO}$	input onset voltage	$R_S = 50 \Omega$	Full range			1000	μν
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage		Full range		0.7	5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5		μV/mo
	Input offset current		25°C		0.2	1.5	nA
I <sub>IO</sub>	input onset current		Full range			2.8	IIA
l.s	lanut biog gurrant		25°C		-15	-30	Λ
I <sub>IB</sub>	Input bias current		Full range			-38	nA
V	Common-mode input voltage range	Decemmended range	25°C	-15		13.5	V
V <sub>ICR</sub>	Common-mode input voltage range	Recommended range	Full range	-15		13	V
V	Maximum made output valtage quing	D 2ko	25°C	±12.5	±14	±14	V
$V_{OM}$	Maximum peak output voltage swing	$R_L = 2 k\Omega$	Full range	±12			V
		$V_O = \pm 10 \text{ V}, R_L = 600 \Omega$	25°C	0.5	2		
$A_{VD}$	Large-signal differential voltage amplification	$V_{O} = \pm 10 \text{ V}, R_{L} = 2 \text{ k}\Omega$	25°C	1.2	7		V/µV
		$V_0 = \pm 10 \text{ V}, R_L = 2 \text{ K} 22$	Full range	0.7			
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = −15 V to 13.5 V	25°C	97	114		dB
CIVIKK	Common-mode rejection ratio	$V_{IC} = -14.9 \text{ V to } 13 \text{ V}$	Full range	94			uБ
l <sub>z</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	\/ - +2\/ to +19\/	25°C	100	117		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	97			uБ
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		$M\Omega$
r <sub>ic</sub>	Common-mode input resistance		25°C		4		GΩ
ı	Supply gurrent per amplifier		25°C		0.35	0.55	mΛ
I <sub>CC</sub>	Supply current per amplifier	er e	Full range			0.6	mA

Full range is 0°C to 70°C.

Submit Documentation Feedback

<sup>(1)</sup> Full range is 0°C to 70°C.
(2) All typical values are at T<sub>A</sub> = 25°C.

<sup>(2)</sup> All typical values are at  $T_A = 25$ °C.



#### 6.8 Electrical Characteristics: LT1013D, 5 V

at specified free-air temperature,  $V_{CC_+} = 5 \text{ V}$ ,  $V_{CC_-} = 0$ ,  $V_O = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
.,	land offer to the se	D 50.0	25°C		250	950	
V <sub>IO</sub>	Input offset voltage	$R_S = 50 \Omega$	Full range			1200	μV
	Innut offeet current		25°C		0.3	2	Λ
I <sub>IO</sub>	Input offset current		Full range			6	nA
	Innuit biog gurrant		25°C		-18	-50	Λ
I <sub>IB</sub>	Input bias current		Full range			-90	nA
\/ C	Common-mode input voltage range	Decemberded range	25°C	0		3.5	V
VICR		Recommended range	Full range	0		3	V
		Output low, No load	25°C		15	25	
		Output low, $R_1 = 600 \Omega$ to GND	25°C		5	10	
		Output low, K <sub>L</sub> = 600 12 to GIND	Full range			13	
$V_{OM}$	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
		Output high, No load	25°C	4	4.4		
		Outside D. COO O to CND	25°C	3.4	4		
		Output high, $R_L = 600 \Omega$ to GND	Full range	3.2			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_O$ = 5 mV to 4 V, $R_L$ = 500 $\Omega$	25°C		1		V/µV
	Supply ourrent per amplifier		25°C		0.32	0.5	mA
I <sub>CC</sub>	Supply current per amplifier		Full range			0.55	

## 6.9 Electrical Characteristics: LT1013DI, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15$  V,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
.,	land the trade of	D 500	25°C		200	800	/
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range			1000	μV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage		Full range		0.7	5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5		μV/mo
	Input offset current		25°C		0.2	1.5	nA
I <sub>IO</sub>	input onset current		Full range			2.8	ПА
	Input bigg gurrent		25°C		-15	-30	nA
I <sub>IB</sub>	Input bias current		Full range			-38	ΠA
.,	Common-mode input voltage range	Decemmended range	25°C	-15		13.5	V
$V_{ICR}$	Common mode input Voltage range	Recommended range	Full range	-15		13	V
.,	DM Maximum peak output voltage swing	D 210	25°C	±12.5	±14		V
$V_{OM}$		Maximum peak output voltage swing   N <sub>L</sub> = 2 M2	$R_L = 2 k\Omega$	Full range	±12		
		$V_{O} = \pm 10 \text{ V}, R_{L} = 600 \Omega$	25°C	0.5	0.2		
$A_{VD}$	Large-signal differential voltage amplification	V .40 V D .01-0	25°C	1.2	7		V/µV
		$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	0.7			
CMRR	Common mode rejection ratio	$V_{IC} = -15 \text{ V to } 13.5 \text{ V}$	25°C	97	114		dB
CIVIRR	Common-mode rejection ratio	V <sub>IC</sub> = −14.9 V to 13 V	Full range	94			uв
le.	Cumply valtage rejection ratio (A)/CC/A)/IO)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	25°C	100	117		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	97			uв
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		$M\Omega$
r <sub>ic</sub>	Common-mode input resistance		25°C		4		GΩ
	Cumbic current ner amplifier		25°C		0.35	0.55	A
I <sub>CC</sub>	Supply current per amplifier		Full range			0.6	mA

Full range is -40°C to 105°C.

<sup>(1)</sup> Full range is 0°C to 70°C.
(2) All typical values are at T<sub>A</sub> = 25°C.

All typical values are at  $T_A = 25$ °C.



## 6.10 Electrical Characteristics: LT1013DI, 5 V

at specified free-air temperature,  $V_{CC_{+}} = 5 \text{ V}$ ,  $V_{CC_{-}} = 0$ ,  $V_{O} = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
.,	land offertually as	B 50.0	25°C		250	950	
V <sub>IO</sub>	Input offset voltage	$R_S = 50 \Omega$	Full range			1200	μV
	land offers a surrent		25°C		0.3	2	nA
I <sub>IO</sub>	Input offset current		Full range			6	nA
	lanut biog gurrant		25°C		-18	-50	nA
I <sub>IB</sub>	Input bias current		Full range			-90	ΠA
\/	Common mode insult voltage vange	December ded venue	25°C	0		3.5	V
V <sub>ICR</sub>	Common-mode input voltage range	Recommended range	Full range	0		3	٧
		Output low, No load	25°C		15	25	
		Output law D. COO O to CND	25°C		5	10	
		Output low, $R_L = 600 \Omega$ to GND	Full range			13	
$V_{OM}$	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
		Output high, No load	25°C	4	4.4		
		Output high, $R_1 = 600 \Omega$ to GND	25°C	3.4	4		
		Output high, R <sub>L</sub> = 800 12 to GND	Full range	3.2			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O}$ = 5 mV to 4 V, $R_{L}$ = 500 $\Omega$	25°C		1		V/µV
	Cumply current new arm lifter		25°C		0.32	0.5	A
I <sub>cc</sub>	Supply current per amplifier		Full range			0.55	mA

<sup>(1)</sup> Full range is -40°C to 105°C.

## 6.11 Electrical Characteristics: LT1013M, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
1/	Innut offect veltors	D 50.0	25°C		60	300	\/
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range			550	μV
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage		Full range		0.5	2.5 <sup>(3)</sup>	μV/°C
	Long-term drift of input offset voltage		25°C		0.5		μV/mo
	Input offect current		25°C		0.2	1.5	<b>~</b> Λ
I <sub>IO</sub>	Input offset current		Full range			5	nA
	lament him a summer		25°C		-15	-30	A
I <sub>IB</sub>	Input bias current		Full range			-45	nA
.,	0 1 1 1		25°C	-15		13.5	.,
$V_{ICR}$	Common-mode input voltage range	Recommended range	Full range	-14.9		13	V
.,		D 010	25°C	±12.5	±14		.,
$V_{OM}$	Maximum peak output voltage swing	$R_L = 2 k\Omega$	Full range	±11.5			V
		$V_{O} = \pm 10 \text{ V}, R_{L} = 600 \Omega$	25°C	0.5	2		
$A_{VD}$	Large-signal differential voltage amplification	V .40 V D 01:0	25°C	1.2	7		V/µV
		$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	0.25			
CMDD	Comment and a mineral and and	V <sub>IC</sub> = −15 V to 13.5 V	25°C	97	117		-ID
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = −14.9 V to 13 V	Full range	94			dB
ı.	C	V :0.V/+= :40.V/	25°C	100	117		-ID
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	97			dB
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		МΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4		GΩ
	Constitution of the constitution		25°C		0.35	0.55	A
I <sub>CC</sub>	Supply current per amplifier		Full range			0.7	mA

<sup>1)</sup> Full range is -55°C to 125°C.

Submit Documentation Feedback

<sup>(2)</sup> All typical values are at  $T_A = 25$ °C.

<sup>2)</sup> All typical values are at  $T_A = 25$ °C.

<sup>(3)</sup> On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.



## 6.12 Electrical Characteristics: LT1013M, 5 V

at specified free-air temperature,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = 0$ ,  $V_O = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
		B 50.0	25°C		90	450	
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range		400	1500	μV
		$R_S = 50 \Omega$ , $V_{IC} = 0.1 V$	125°C		200	750	
	lanut offeet europt		25°C		0.3	2	- 1
I <sub>IO</sub>	Input offset current		Full range			10	nA
	Lancet bin a comment		25°C		-18	-50	0
I <sub>IB</sub>	Input bias current		Full range			-120	nA
.,	Occurred to the state of the st	D	25°C	0		3.5	
V <sub>ICR</sub>	Common-mode input voltage range	Recommended range	Full range	0		3	V
		Output low, No load	25°C		15	25	
		Outrat law D. 200 O to OND	25°C		5	10	
		Output low, $R_L = 600 \Omega$ to GND	Full range			18	
$V_{OM}$	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
		Output high, No load	25°C	4	4.4		
		Output high D COO O to OND	25°C	3.4	4		
		Output high, $R_L = 600 \Omega$ to GND	Full range	3.1			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O}$ = 5 mV to 4 V, $R_{L}$ = 500 $\Omega$	25°C		1		V/µV
	Ourante constant and a second life and		25°C		0.32	0.5	4
I <sub>CC</sub>	Supply current per amplifier		Full range			0.65	mA

<sup>(1)</sup> Full range is -55°C to 125°C.

## 6.13 Electrical Characteristics: LT1013AM, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
.,		D 50.0	25°C		40	150	.,
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range			300	μV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage		Full range		0.4	2(3)	μV/°C
	Long-term drift of input offset voltage		25°C		0.4		μV/mo
	lanut offeet current		25°C		0.15	0.8	nA
10	Input offset current		Full range			2.5	ΠA
1	lanut bigg gurrant		25°C		-12	-20	nA
IB	Input bias current		Full range			-30	ΠA
.,	Common mode input valtage range	Decemberded rooms	25°C	-15		13.5	V
$V_{ICR}$	Common-mode input voltage range	Recommended range	Full range	-14.9		13	V
.,	Maximum pook output voltage aving	D 210	25°C	±13	±14		V
$V_{OM}$	Maximum peak output voltage swing	$R_L = 2 k\Omega$	Full range	±12			V
		$V_O = \pm 10 \text{ V}, R_L = 600 \Omega$	25°C	0.8	2.5		
$A_{VD}$	Large-signal differential voltage amplification	$V_{\Omega} = \pm 10 \text{ V}, R_{1} = 2 \text{ k}\Omega$	25°C	1.5	8		V/µV
		$V_0 = \pm 10 \text{ V}, R_L = 2 \text{ K}\Omega$	Full range	0.5			
OMDD	0	V <sub>IC</sub> = −15 V to 13.5 V	25°C	100	117		dB
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = -14.9 V to 13 V	Full range	97			ав
1-	Complete and a significant and in (AV/CC/AV/IC)	V :0.V/+- :40.V/	25°C	103	120		٦D
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	100			dB
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	123	140		dB
r <sub>id</sub>	Differential input resistance		25°C	100	400		$M\Omega$
r <sub>ic</sub>	Common-mode input resistance		25°C		5		GΩ
1	Cumply overent nor amplifier		25°C		0.35	0.5	A
I <sub>CC</sub>	Supply current per amplifier		Full range			0.6	mA

Full range is -55°C to 125°C.

All typical values are at  $T_A = 25$ °C.

All typical values are at  $T_A$  = 25°C. On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.



## 6.14 Electrical Characteristics: LT1013AM, 5 V

at specified free-air temperature,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = 0$ ,  $V_O = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
		P. 50.0	25°C		60	250	
$V_{IO}$	Input offset voltage	$R_S = 50 \Omega$	Full range		250	900	μV
		$R_S = 50 \Omega$ , $V_{IC} = 0.1 V$	125°C		120	450	
	land offert coment		25°C		0.2	1.3	- A
I <sub>IO</sub>	Input offset current		Full range			6	nA
	land him amount		25°C		-15	-35	A
I <sub>IB</sub>	Input bias current		Full range			-80	nA
.,	Occurred to the instant with the second	December of the second	25°C	0		3.5	
V <sub>ICR</sub>	Common-mode input voltage range	Recommended range	Full range	0		3	V
		Output low, No load	25°C		15	25	
		Outside Law D. 1999 O. La CNID	25°C		5	10	
		Output low, $R_L = 600 \Omega$ to GND	Full range			15	
$V_{OM}$	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
		Output high, No load	25°C	4	4.4		
		0 + +111 - 0 - 000 0 + - 0110	25°C	3.4	4		
		Output high, $R_L = 600 \Omega$ to GND	Full range	3.2			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O}$ = 5 mV to 4 V, $R_{L}$ = 500 $\Omega$	25°C		1		V/µV
	0 1 1"		25°C		0.31	0.45	
I <sub>CC</sub>	Supply current per amplifier		Full range			0.55	mA

<sup>(1)</sup> Full range is -55°C to 125°C.

## 6.15 Electrical Characteristics: LT1013DM, ±15 V

at specified free-air temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V	Input offset voltage	D 50.0	25°C		200	800	μV
$V_{IO}$	input offset voltage	$R_S = 50 \Omega$	Full range			1000	μν
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage		Full range		0.5	2.5 <sup>(3)</sup>	μV/°C
	Long-term drift of input offset voltage		25°C		0.5		μV/mo
	Input offset current		25°C		0.2	1.5	nA
I <sub>IO</sub>	input onset current		Full range			5	IIA
	Input bias current		25°C		-15	-30	nA
I <sub>IB</sub>	input bias current		Full range			-45	IIA
1 \/	Common-mode input voltage range	Recommended range	25°C	-15		13.5	V
$V_{ICR}$	Common-mode input voltage range	Recommended range	Full range	-14.9		13	V
11/	Maximum pook autout valtage aving	D 210	25°C	±12.5	±14		V
V <sub>OM</sub>	Maximum peak output voltage swing	$R_L = 2 k\Omega$	Full range	±11.5			V
		$V_O = \pm 10 \text{ V}, R_L = 600 \Omega$	25°C	0.5	2		
$A_{VD}$	Large-signal differential voltage amplification	V .40 V B 2 k0	25°C	1.2	7		V/µV
		$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	0.25			
CMDD	O	V <sub>IC</sub> = −15 V to 13.5 V	25°C	97	114		-ID
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = −14.9 V to 13 V	Full range	94			dB
1.	0	V .0.V/+40.V/	25°C	100	117		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio (ΔVCC/ΔVIO)	$V_{CC+} = \pm 2 \text{ V to } \pm 18 \text{ V}$	Full range	97			ав
	Channel separation	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		ΜΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4		$G\Omega$
	Cupply oursest per amplifier		25°C		0.35	0.55	A
I <sub>CC</sub>	Supply current per amplifier		Full range			0.7	mA

Full range is -55°C to 125°C.

Submit Documentation Feedback

All typical values are at  $T_A = 25$ °C.

All typical values are at  $T_A$  = 25°C. On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested. (3)



## 6.16 Electrical Characteristics: LT1013DM, 5 V

at specified free-air temperature,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = 0$ ,  $V_{O} = 1.4 \text{ V}$ ,  $V_{IC} = 0$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP(2)	MAX	UNIT
		B 50.0	25°C		250	950	
$V_{\text{IO}}$	Input offset voltage	$R_S = 50 \Omega$	Full range		800	2000	μV
		$R_S = 50 \Omega, V_{IC} = 0.1 V$	125°C		560	1200	
	Input offeet current		25°C		0.3	2	<b>~</b> Λ
I <sub>IO</sub>	Input offset current		Full range			10	nA
	Innut high gurrant		25°C		-18	-50	<b>~</b> Λ
I <sub>IB</sub>	Input bias current		Full range			-120	nA
.,	Commence and institutions are a	December ded some	25°C	0		3.5	V
$V_{ICR}$	CR Common-mode input voltage range	Recommended range	Full range	0		3	V
		Output low, No load	25°C		15	25	
		Output low, $R_L = 600 \Omega$ to GND	25°C		5	10	
		Output low, R <sub>L</sub> = 600 12 to GND	Full range			18	
$V_{\text{OM}}$	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350	V
	5g	Output high, No load	25°C	4	4.4		
		Output high D 600 O to CND	25°C	3.4	4		
		Output high, $R_L = 600 \Omega$ to GND	Full range	3.1			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O}$ = 5 mV to 4 V, $R_{L}$ = 500 $\Omega$	25°C		1		V/µV
	Supply current per amplifier		25°C	-	0.32	0.5	mΛ
I <sub>CC</sub>	Supply current per amplifier		Full range			0.65	mA

## 6.17 Operating Characteristics

 $V_{CC\pm}=\pm 15~V,~V_{IC}=0,~T_A=25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		0.2	0.4		V/µs
\/	Facility land in set a size wellows	f = 10 Hz		24		nV/√ <del>Hz</del>
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		22		NV/√HZ
V <sub>N(PP)</sub>	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.55		μV
In	Equivalent input noise current	f = 10 Hz		0.07		pA/√Hz


<sup>(1)</sup> Full range is -55°C to 125°C.
(2) All typical values are at T<sub>A</sub> = 25°C.



## 6.18 Typical Characteristics

## **Table 1. Table of Graphs**

			FIGURE
V	Input offeet veltere	vs Input Resistance	Figure 1
V <sub>IO</sub>	Input offset voltage	vs Temperature	Figure 2
$\Delta V_{IO}$	Change in input offset voltage	vs Time	Figure 3
I <sub>IO</sub>	Input offset current	vs Temperature	Figure 4
I <sub>IB</sub>	Input bias current	vs Temperature	Figure 5
V <sub>IC</sub>	Common-mode input voltage	vs Input bias current	Figure 6
	D''' and a Calmarka and a small Cara Cara	vs Load resistance	Figure 7, Figure 8
A <sub>VD</sub>	Differential voltage amplification	vs Frequency	Figure 9, Figure 10
	Channel separation	vs Frequency	Figure 11
	Output saturation voltage	vs Temperature	Figure 12
CMRR	Common-mode rejection ratio	vs Frequency	Figure 13
k <sub>SVR</sub>	Supply-voltage rejection ratio	vs Frequency	Figure 14
I <sub>CC</sub>	Supply current	vs Temperature	Figure 15
I <sub>OS</sub>	Short-circuit output current	vs Time	Figure 16
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	Figure 17
In	Equivalent input noise current	vs Frequency	Figure 17
V <sub>N(PP)</sub>	Peak-to-peak input noise voltage	vs Time	Figure 18
, ,	5.	Small signal	Figure 19, Figure 21
	Pulse response	Large signal	Figure 20, Figure 22, Figure 23
	Phase shift	vs Frequency	Figure 9








Figure 2. Input Offset Voltage of Representative Units vs Free-Air Temperature






















## 7 Detailed Description

#### 7.1 Overview

The LT1013x device is a dual operational amplifier with low natural  $V_{IO}$  without programming memory that can be erased. There are no side effects from active  $V_{IO}$  correction used by other op amps. The LT1013x has built-in protection for input voltage below  $V_{CC-}$ . However, an external resistance must be add to protect the LT1013x from input voltage greater than  $V_{CC+}$ .

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Input Resistors

For voltages less than  $V_{CC-}$ , a pair of 400- $\Omega$  resistors limit input current. These resistors have parasitic diodes to VCC+. Therefore, external series resistance is needed if input voltage exceed  $V_{CC+}$ 

#### 7.3.2 Output Stage

High output is provided by Q33 emitter for low output impedance. Q26 provides active current limiting for sourcing current.

Low output is provided by Q34 collector for lower output voltage near V<sub>CC</sub> rail. Q24 provides active current limiting for sinking current.



#### **Feature Description (continued)**

#### 7.3.3 Low-Supply Operation

The minimum supply voltage for proper operation of the LT1013x is 3.4 V (three NiCad batteries). Typical supply current at this voltage is 290 µA; therefore, power dissipation is only 1 mW per amplifier.

#### 7.3.4 Output Phase Reversal Protection

The LT1013x is fully specified for single-supply operation ( $V_{CC^-} = 0$ ). The common-mode input voltage range includes ground, and the output swings to within a few millivolts of ground.

Furthermore, the LT1013x has specific circuitry that addresses the difficulties of single-supply operation, both at the input and at the output. At the input, the driving signal can fall below 0 V, either inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, the LT1013x is designed to deal with the following two problems that can occur:

- 1. On many other operational amplifiers, when the input is more than a diode drop below ground, unlimited current flows from the substrate (VCC- terminal) to the input, which can destroy the unit. On the LT1013x, the  $400-\Omega$  resistors in series with the input protect the device, even when the input is 5 V below ground.
- 2. When the input is more than 400 mV below ground (at  $T_A = 25^{\circ}\text{C}$ ), the input stage of similar operational amplifiers saturates, and phase reversal occurs at the output. This can cause lockup in servo systems. Because of unique phase-reversal protection circuitry (Q21, Q22, Q27, and Q28), the LT1013x outputs do not reverse, even when the inputs are at -1.5 V (see Figure 24).

This phase-reversal protection circuitry does not function when the other operational amplifier on the LT1013x is driven hard into negative saturation at the output. Phase-reversal protection does not work on amplifier 1 when amplifier 2 output is in negative saturation nor on amplifier 2 when amplifier 1 output is in negative saturation.

At the output, other single-supply designs either cannot swing to within 600 mV of ground or cannot sink more than a few micro amperes while swinging to ground. The all-npn output stage of the LT1013x maintains its low output resistance and high-gain characteristics until the output is saturated. In dual-supply operations, the output stage is free of crossover distortion.




Figure 24. Voltage-Follower Response With Input Exceeding the Negative Common-Mode Input Voltage Range


Submit Documentation Feedback




#### **Feature Description (continued)**

#### 7.3.4.1 Comparator Applications

The single-supply operation of the LT1013x is well suited for use as a precision comparator with TTL-compatible output. In systems using both operational amplifiers and comparators, the LT1013x can perform multiple duties (see Figure 25 and Figure 26).





**Various Input Overdrives** 

Figure 25. Low-to-High-Level Output Response for Figure 26. High-to-Low-Level Output Response for **Various Input Overdrives** 

#### 7.4 Device Functional Modes

The LT1013x dual operational amplifier amplifies a differential voltage applied to the inputs.



## 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LT1013x operational amplifiers are useful in a wide range of signal conditioning applications where high DC accuracy is needed.

## 8.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.



Copyright © 2016, Texas Instruments Incorporated

Figure 27. Application Schematic

#### 8.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient to accommodate this application.

#### 8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{v} = \frac{VOUT}{VIN} \tag{1}$$

$$A_v = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the  $k\Omega$  range is desirable because the amplifier circuit will use currents in the milliamp range. This ensures the part does not draw too much current. This example chooses 10  $k\Omega$  for RI, which means 36  $k\Omega$  is used for RF. This was determined by Equation 3.

$$A_v = -\frac{RF}{RI} \tag{3}$$



## **Typical Application (continued)**

#### 8.2.3 Application Curve




Figure 28. Input and Output Voltages of the Inverting Amplifier

## 9 Power Supply Recommendations

#### **CAUTION**

Supply voltages larger than 44 V for a single supply, or outside the range of ±22 V for a dual supply can permanently damage the device (see *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout*.

#### 10 Layout

### 10.1 Layout Guidelines

For best operational performance of the device, use quality PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current.
- Run the input traces as far away from the supply or output traces as possible to reduce parasitic coupling. If it
  is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed
  to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
  input minimizes parasitic capacitance, as shown in Layout Guidelines.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



## 10.2 Layout Examples




Figure 29. Operational Amplifier Schematic for Noninverting Configuration




Figure 30. Operational Amplifier Board Layout for Noninverting Configuration



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Developmental Support

For developmental support, see the following:

LT1013-DIE

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LT1013	Click here	Click here	Click here	Click here	Click here
LT1013D	Click here	Click here	Click here	Click here	Click here
LT1013M	Click here	Click here	Click here	Click here	Click here
LT1013AM	Click here	Click here	Click here	Click here	Click here
LT1013-DIE	Click here	Click here	Click here	Click here	Click here

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-88760012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88760012A LT1013AMFKB	Samples
5962-8876001PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8876001PA LT1013AM	Samples
5962-88760022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88760022A LT1013MFKB	Samples
5962-8876002PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8876002PA LT1013M	Samples
LT1013AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88760012A LT1013AMFKB	Samples
LT1013AMJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LT1013AMJG	Samples
LT1013AMJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8876001PA LT1013AM	Samples
LT1013CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013C	Samples
LT1013CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013C	Samples
LT1013CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013C	Samples
LT1013CP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1013CP	Samples
LT1013CPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1013CP	Samples
LT1013DD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013D	Samples
LT1013DDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013D	Samples
LT1013DDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013D	Samples
LT1013DDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013D	Samples





24-Aug-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LT1013DDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1013D	Samples
LT1013DID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	1013DI	Sample
LT1013DIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	1013DI	Sample
LT1013DIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	1013DI	Sample
LT1013DIDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	1013DI	Sample
LT1013DIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	LT1013DIP	Sample
LT1013DIPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	LT1013DIP	Sample
LT1013DMD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	1013DM	Sampl
LT1013DMDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	1013DM	Sampl
LT1013DP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1013DP	Sample
LT1013MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 88760022A LT1013MFKB	Sample
LT1013MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LT1013MJG	Sampl
LT1013MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	8876002PA LT1013M	Sampl

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





24-Aug-2018

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LT1013, LT1013M:

Catalog: LT1013

Military: LT1013M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LT1013CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1013DDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LT1013DIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 12-Feb-2016



#### \*All dimensions are nominal

7 III dilitorio di Circini di										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
LT1013CDR	SOIC	D	8	2500	340.5	338.1	20.6			
LT1013DDR	SOIC	D	8	2500	340.5	338.1	20.6			
LT1013DIDR	SOIC	D	8	2500	340.5	338.1	20.6			

# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.