



LMZ14201

Reference

Design

SNVS649I-JANUARY 2010-REVISED OCTOBER 2015

LMZ14201 SIMPLE SWITCHER[®] 6V to 42V, 1A Power Module in Leaded SMT-TO Package

Technical

Documents


Sample &

Buv

1 Features

- Integrated Shielded Inductor
- Simple PCB Layout
- Flexible Start-Up Sequencing Using External Soft-Start and Precision Enable
- Protection Against Inrush Currents and Faults Such as Input UVLO and Output Short Circuit
- -40°C to 125°C Junction Temperature Range
- Single Exposed Pad and Standard Pinout for Easy Mounting and Manufacturing
- Fast Transient Response for Powering FPGAs and ASICs
- Low Output Voltage Ripple
- Pin-to-Pin Compatible Family:
 - LMZ1420x (42 V Maximum 3 A, 2 A, 1 A)
 - LMZ1200x (20 V Maximum 3 A, 2 A, 1 A)
- Fully Enabled for WEBENCH[®] Power Designer
- Electrical Specifications
 - 6-W Maximum Total Output Power
 - Up to 1-A Output Current
 - Input Voltage Range 6 V to 42 V
 - Output Voltage Range 0.8 V to 6 V
 - Efficiency up to 90%
- Performance Benefits
 - Operates at High Ambient Temperature With No Thermal Derating
 - High Efficiency Reduces System Heat Generation
 - Low Radiated Emissions (EMI) Tested With EN55022 Class B Standard
 - Low External Component Count

Simplified Application Schematic



2 Applications

 Point of Load Conversions From 12-V and 24-V Input Rail

Support &

Community

29

• Time-Critical Projects

Tools &

Software

- Space Constrained and High Thermal Requirement Applications
- Negative Output Voltage Applications (See AN-2027) SNVA425

3 Description

The LMZ14201 SIMPLE SWITCHER[®] power module is an easy-to-use step-down DC-DC solution that can drive up to 1-A load with exceptional power conversion efficiency, line and load regulation, and output accuracy. The LMZ14201 is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.

The LMZ14201 can accept an input voltage rail between 6 V and 42 V and deliver an adjustable and highly accurate output voltage as low as 0.8 V. The LMZ14201 only requires three external resistors and four external capacitors to complete the power solution. The LMZ14201 is a reliable and robust design with the following protection features: thermal shutdown, input UVLO, output overvoltage protection, short-circuit protection, output current limit, and allows start-up into a prebiased output. A single resistor adjusts the switching frequency up to 1 MHz.

Device	Information	(1)(2)
--------	-------------	--------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMZ14201	TO-PMOD (7)	10.16 mm × 9.85 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Peak reflow temperature equals 245°C. See SNAA214 for more details.

Efficiency 12-V Input at 25°C




Table of Contents

... . . .

1	Feat	tures 1	8
2	Арр	lications 1	
3	Des	cription1	
4	Rev	ision History 2	9
5	Pin	Configuration and Functions 3	10
6	Spe	cifications	
	6.1	Absolute Maximum Ratings 3	
	6.2	ESD Ratings 3	
	6.3	Recommended Operating Conditions 4	
	6.4	Thermal Information 4	11
	6.5	Electrical Characteristics 4	
	6.6	Typical Characteristics6	
7	Deta	ailed Description 11	
	7.1	Overview 11	
	7.2	Functional Block Diagram 11	
	7.3	Feature Description 11	12
	7.4	Device Functional Modes 12	12

8	Арр	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Application	13
9	Pow	er Supply Recommendations	19
10	Lay	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	21
	10.3	Power Dissipation and Board Thermal	
		Requirements	22
11	Dev	ice and Documentation Support	<mark>23</mark>
	11.1	Device Support	23
	11.2	Documentation Support	23
	11.3	Community Resources	23
	11.4	Trademarks	23
	11.5	Electrostatic Discharge Caution	23
	11.6	Glossary	23
12		hanical, Packaging, and Orderable mation	23

.

. . . .

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	nanges from Revision H (August 2015) to Revision I Page
•	Added this new bullet in the Power Module SMT Guidelines section
CI	nanges from Revision G (May 2015) to Revision H Page
•	Changed the title of the document 1
CI	nanges from Revision F (October 2013) to Revision G Page
•	Added Pin Configuration and Functions section, ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Removed Easy-to-Use Pin Package image 1
•	Removed Evaluation Board Schematic Diagram and BOM section
CI	nanges from Revision E (March 2013) to Revision F Page
•	Added Peak Reflow Case Temp = 245°C 1
•	Deleted 10 mils
•	Changed 10 mils 19
•	Added Power Module SMT Guidelines section
•	Changed 10 mils



www.ti.com



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION		
NO. NAME		ТҮРЕ			
1	VIN	Power	Supply input — Nominal operating range is 6 V to 42 V . A small amount of internal capacitance is contained within the package assembly. Additional external input capacitance is required between this pin and exposed pad.		
2	RON	Analog	On Time Resistor — An external resistor from V_{IN} to this pin sets the ON-time of the application. Typical values range from 25 k Ω to 124 k Ω .		
3	EN	Analog	Enable — Input to the precision enable comparator. Rising threshold is 1.18 V nominal; 90 mV hysteresis nominal. Maximum recommended input level is 6.5 V.		
4	GND	Ground	Ground — Reference point for all stated voltages. Must be externally connected to EP.		
5	SS	Analog	Soft-Start — An internal 8- μ A current source charges an external capacitor to produce the soft-start function. This node is discharged at 200 μ A during disable, overcurrent, thermal shutdown and internal UVLO conditions.		
6	FB	Analog	Feedback — Internally connected to the regulation, overvoltage, and short-circuit comparators. The regulation reference point is 0.8 V at this input pin. Connected the feedback resistor divider between the output and ground to set the output voltage.		
7	VOUT	Power	Output Voltage — Output from the internal inductor. Connect the output capacitor between this pin and exposed pad.		
_	EP	Ground	Exposed Pad — Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be electrically connected to pin 4 external to the package.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

	MIN	MAX	UNIT
VIN, RON to GND	-0.3	43.5	V
EN, FB, SS to GND	-0.3	7	V
Junction Temperature		150	°C
Storage Temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) For soldering specifications, see product folder at www.ti.com and SNOA549.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

SNVS649I-JANUARY 2010-REVISED OCTOBER 2015

www.ti.com

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN}	6	42	V
EN	0	6.5	V
Operation Junction Temperature	-40	125	°C

 Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.

6.4 Thermal Information

			LMZ14201	
		NDW (TO-PMOD)	UNIT	
			7 PINS	
D	Junction-to-ambient thermal resistance	4 layer JEDEC Printed Circuit Board, 100 vias, No air flow	19.3	°C/W
R _{θJA}		2 layer JEDEC Printed Circuit Board, No air flow	21.5	
$R_{\theta JC(top)}$	JUC(top) Junction-to-case (top) thermal resistance			°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Limits are for $T_J = 25^{\circ}$ C only unless otherwise noted. Minimum and Maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 24$ V, Vout = 3.3 V

	PARAMETER	-	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
SYSTEM I	PARAMETERS		· · · · · · · · · · · · · · · · · · ·			į	
ENABLE (CONTROL ⁽³⁾						
V _{EN}	EN threshold trip point	V _{EN} rising			1.18		V
			over the junction temperature (T _J) range of -40° C to $+125^{\circ}$ C	1.10		1.25	
V _{EN-HYS}	EN threshold hysteresis	V _{EN} falling			90		mV
SOFT-STA	ART					·	
I _{SS}	SS source current	$V_{SS} = 0 V$			8		μA
			over the junction temperature (T_J) range of -40°C to +125°C	5		11	
I _{SS-DIS}	SS discharge current				-200		μA
CURRENT	LIMIT						
I _{CL}	Current limit threshold	DC average			1.95		
			over the junction temperature (T _J) range of -40° C to $+125^{\circ}$ C	1.4		3	A
ON/OFF T	IMER						
t _{ON-MIN}	ON timer minimum pulse width				150		ns
t _{OFF}	OFF timer pulse width				260		ns

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See AN-2024 and layout for information on device under test.



Electrical Characteristics (continued)

Limits are for $T_J = 25^{\circ}$ C only unless otherwise noted. Minimum and Maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 24$ V, Vout = 3.3 V

	PARAMETER	T	EST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
REGULATI	ON AND OVERVOLTAGE	COMPARATOR					
V _{FB}	In-regulation feedback	V _{SS} >+ 0.8 V			0.798		
	voltage	$T_J = -40$ °C to 125°C $I_O = 1 A$	over the junction temperature (T_J) range of -40°C to +125°C	.777		0.818	V
		$V_{SS} > +0.8 V$ $T_{J} = 25^{\circ}C$ $I_{O} = 10 mA$		0.786	0.802	0.818	V
V _{FB-OV}	Feedback overvoltage protection threshold				0.92		V
I _{FB}	Feedback input bias current				5		nA
l _Q	Non Switching Input Current	V _{FB} = 0.86 V			1		mA
I _{SD}	Shut Down Quiescent Current	V _{EN} = 0 V			25		μA
THERMAL	CHARACTERISTICS	i.					
T _{SD}	Thermal Shutdown	Rising			165		°C
T _{SD-HYST}	Thermal shutdown hysteresis	Falling			15		°C
PERFORM	ANCE PARAMETERS						
ΔV_O	Output Voltage Ripple				8		mV _{PP}
$\Delta V_{O} / \Delta V_{IN}$	Line Regulation	V _{IN} = 12 V to 42	V, I _O = 1 A		.01%		
$\Delta V_O / I_{OUT}$	Load Regulation	V _{IN} = 24 V			1.5		mV/A
η	Efficiency	V _{IN} = 24 V V _O = 3	3.3 V I _O = 1 A		92%		


LMZ14201

SNVS649I-JANUARY 2010-REVISED OCTOBER 2015



6.6 Typical Characteristics


Unless otherwise specified, the following conditions apply: $V_{IN} = 24$ V; $C_{IN} = 10$ uF X7R Ceramic; $C_{O} = 100$ uF X7R Ceramic; $T_{A} = 25$ C for efficiency curves and waveforms.






Typical Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = 24$ V; $C_{IN} = 10$ uF X7R Ceramic; $C_O = 100$ uF X7R Ceramic; $T_A = 25$ C for efficiency curves and waveforms.



Typical Characteristics (continued)


Unless otherwise specified, the following conditions apply: $V_{IN} = 24$ V; $C_{IN} = 10$ uF X7R Ceramic; $C_0 = 100$ uF X7R Ceramic; $T_A = 25$ C for efficiency curves and waveforms.





Typical Characteristics (continued)


Unless otherwise specified, the following conditions apply: $V_{IN} = 24$ V; $C_{IN} = 10$ uF X7R Ceramic; $C_O = 100$ uF X7R Ceramic; $T_A = 25$ C for efficiency curves and waveforms.





Typical Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = 24$ V; $C_{IN} = 10$ uF X7R Ceramic; $C_0 = 100$ uF X7R Ceramic; $T_A = 25$ C for efficiency curves and waveforms.






7 Detailed Description

7.1 Overview

7.1.1 COT Control Circuit Overview

Constant On Time control is based on a comparator and an ON-time one-shot, with the output voltage feedback compared with an internal 0.8-V reference. If the feedback voltage is below the reference, the main MOSFET is turned on for a fixed ON-time determined by a programming resistor R_{ON} . R_{ON} is connected to V_{IN} such that ON-time is reduced with increasing input supply voltage. Following this ON-time, the main MOSFET remains off for a minimum of 260 ns. If the voltage on the feedback pin falls below the reference level again the ON-time cycle is repeated. Regulation is achieved in this manner.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Overvoltage Comparator

The voltage at FB is compared to a 0.92-V internal reference. If FB rises above 0.92-V the ON-time is immediately terminated. This condition is known as overvoltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET ON-times will be inhibited until the condition clears. Additionally, the synchronous MOSFET will remain on until inductor current falls to zero.

7.3.2 Current Limit

Current limit detection is carried out during the OFF-time by monitoring the current in the synchronous MOSFET. Referring to the *Functional Block Diagram*, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.0 A (typical) the current limit comparator disables the start of the next ON-time period. The next switching cycle will occur only if the FB input is less than 0.8V and the inductor current has decreased below 2.0 A. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current exceeds 2.0 A, further ON-time intervals for the top MOSFET will not occur. Switching frequency is lower during current limit due to the longer OFF-time.

NOTE

Current limit is dependent on both duty cycle and temperature as illustrated in the graphs in the *Typical Characteristics* section.



Feature Description (continued)

7.3.3 Thermal Protection

The junction temperature of the LMZ14201 should not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at 165 °C (typical) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing V_O to fall, and additionally the CSS capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below 145 °C (typical Hyst = 20 °C) the SS pin is released, V_O rises smoothly, and normal operation resumes.

Applications requiring maximum output current especially those at high input voltage may require application derating at elevated temperatures.

7.3.4 Zero Coil Current Detection

The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next ON-time. This circuit enables the DCM operating mode, which improves efficiency at light loads.

7.3.5 Prebiased Start-Up

The LMZ14201 will properly start up into a prebiased output. This startup situation is common in multiple rail logic applications where current paths may exist between different power rails during the startup sequence. The following scope capture shows proper behavior during this event.




Figure 31. Prebiased Start-Up

7.4 Device Functional Modes

7.4.1 Discontinuous Conduction and Continuous Conduction Modes

At light-load, the regulator operates in discontinuous conduction mode (DCM). With load currents above the critical conduction point, it operates in continuous conduction mode (CCM). When operating in DCM the switching cycle begins at zero amps inductor current; increases up to a peak value, and then recedes back to zero before the end of the OFF-time. During the period of time that inductor current is zero, all load current is supplied by the output capacitor. The next ON-time period starts when the voltage on the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load current as compared to CCM. Conversion efficiency in DCM is maintained because conduction and switching losses are reduced with the smaller load and lower switching frequency.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMZ14201 is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1 A. The following design procedure can be used to select components for the LMZ14201. Alternately, the WEBENCH software may be used to generate complete designs.

When generating a design, the WEBENCH software uses iterative design procedure and accesses comprehensive databases of components. For more details, go to www.ti.com.

8.2 Typical Application




Figure 32. Evaluation Board Schematic Diagram

Table 1. Schematic Bill of Materials	Table 1	Schematic	Bill of	Materials
--------------------------------------	---------	-----------	---------	-----------

V _{OUT}	R _{FBT}	R _{FBB}	R _{ON}	V _{IN} RANGE
5 V	5.62 K	1.07 K	100 K	7.742 V
3.3 V	3.32 K	1.07 K	61.9 K	642 V
2.5 V	2.26 K	1.07 K	47.5 K	630 V
1.8 V	1.87 K	1.50 K	32.4 K	625 V
1.5 V	1 K	1.13 K	28 K	621 V
1.2 V	4.22 K	8.45 K	22.6 K	619 V
0.8 V	0	39.2	24.9 K	618 V

Texas Instruments

www.ti.com

	Table 2. Bill of Materials									
REF DES	DESCRIPTION	CASE SIZE	MANUFACTURER	MANUFACTURER P/N						
U1	SIMPLE SWITCHER ®	PFM-7	Texas Instruments	LMZ14201TZ-ADJ						
C _{in1}	1 μF, 50V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T						
C _{in2}	10 µF, 50V, X7R	1210	Taiyo Yuden	UMK325BJ106MM-T						
C _{O1}	1 μF, 50V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T						
C _{O2}	100 µF, 6.3V, X7R	1210	Taiyo Yuden	JMK325BJ107MM-T						
R _{FBT}	3.32 kΩ	0603	Vishay Dale	CRCW06033K32FKEA						
R _{FBB}	1.07 kΩ	0603	Vishay Dale	CRCW06031K07FKEA						
R _{ON}	61.9 kΩ	0603	Vishay Dale	CRCW060361k9FKEA						
R _{ENT}	68.1 kΩ	0603	Vishay Dale	CRCW060368k1FKEA						
R _{ENB}	11.8 kΩ	0603	Vishay Dale	CRCW060311k8FKEA						
C _{FF}	22 nF, ±10%, X7R, 16V	0603	TDK	C1608X7R1H223K						
C _{SS}	22 nF, ±10%, X7R, 16V	0603	TDK	C1608X7R1H223K						
D1	5.1V	SOD-23	_	Optional						

8.2.1 Design Requirements

For this example the following application parameters exist.

- V_{IN} Range = Up to 42 V
- $V_{OUT} = 0.8 \text{ V to 5 V}$
- I_{OUT} = 1 A

Please refer to the table in Table 1 for more information.

8.2.2 Detailed Design Procedure

8.2.2.1 Design Steps for the LMZ14201 Application

The LMZ14201 is fully supported by WEBENCH and offers the following: Component selection, electrical and thermal simulations as well as the build-it board for a reduction in design time. The following list of steps can be used to manually design the LMZ14201 application.

- 1. Select minimum operating V_{IN} with enable divider resistors
- 2. Program Vo with divider resistor selection
- 3. Program turnon time with soft-start capacitor selection
- 4. Select C_O
- 5. Select C_{IN}
- 6. Set operating frequency with R_{ON}
- 7. Determine module dissipation
- 8. Lay out PCB for required thermal performance

8.2.2.1.1 Enable Divider, R_{ENT} and R_{ENB} Selection

The enable input provides a precise 1.18-V band-gap rising threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as V_{IN} . The enable input also incorporates 90 mV (typical) of hysteresis resulting in a falling threshold of 1.09 V. The maximum recommended voltage into the EN pin is 6.5 V. For applications where the midpoint of the enable divider exceeds 6.5 V, a small Zener diode can be added to limit this voltage.



The function of this resistive divider is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable under voltage lockout. This is often used in battery powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing of output rails or to prevent early turnon of the supply as the main input voltage rail rises at power-up. Applying the enable divider to the main input rail is often done in the case of higher input voltage systems such as 24V AC/DC systems where a lower boundary of operation should be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the LMZ14201 output rail. The two resistors should be chosen based on the following ratio:

$$R_{ENT} / R_{ENB} = (V_{IN UVLO} / 1.18 V) - 1$$

(1)

(2)

(4)

(5)

The LMZ14201 demonstration and evaluation boards use 11.8 k Ω for R_{ENB} and 68.1 k Ω for R_{ENT} resulting in a rising UVLO of 8 V. This divider presents 6.25 V to the EN input when the divider input is raised to 42 V.

The EN pin is internally pulled up to VIN and can be left floating for always-on operation.

8.2.2.1.2 Output Voltage Selection

Output voltage is determined by a divider of two resistors connected between V_0 and ground. The midpoint of the divider is connected to the FB input. The voltage at FB is compared to a 0.8-V internal reference. In normal operation an ON-time cycle is initiated when the voltage on the FB pin falls below 0.8 V. The main MOSFET ON-time cycle causes the output voltage to rise and the voltage at the FB to exceed 0.8 V. As long as the voltage at FB is above 0.8 V, ON-time cycles will not occur.

The regulated output voltage determined by the external divider resistors RFBT and RFBB is:

 $V_{O} = 0.8V \times (1 + R_{FBT} / R_{FBB})$

Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:

$$R_{FBT} / R_{FBB} = (V_0 / 0.8V) - 1$$
 (3)

These resistors should be chosen from values in the range of 1.0 k Ω to 10.0 k Ω .

For $V_0 = 0.8$ V the FB pin can be connected to the output directly so long as an output preload resistor remains that draws more than 20 μ A. Converter operation requires this minimum load to create a small inductor ripple current and maintain proper regulation when no load is present.

A feed-forward capacitor is placed in parallel with R_{FBT} to improve load step transient response. Its value is usually determined experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum output ripple.

A table of values for R_{FBT} , R_{FBB} , C_{FF} , and R_{ON} is included in the applications schematic.

8.2.2.1.3 Soft-Start Capacitor Selection

Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.

Upon turnon, after all UVLO conditions have been passed, an internal 8-µA current source begins charging the external soft-start capacitor. The soft-start time duration to reach steady-state operation is given by the formula:

$$t_{SS} = V_{REF} \times C_{SS} / Iss = 0.8V \times C_{SS} / 8 \ \mu A$$

This equation can be rearranged as follows:

$$C_{SS} = t_{SS} \times 8 \ \mu A / 0.8 \ V$$

Use of a 0.022-µF results in 2.2 ms soft-start interval which is recommended as a minimum value.

As the soft-start input exceeds 0.8 V the output of the power stage will be in regulation. The soft-start capacitor continues charging until it reaches approximately 3.8V on the SS pin. Voltage levels between 0.8 V and 3.8 V have no effect on other circuit operation. Note the following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal 200- μ A current sink.

- The enable input being "pulled low"
- Thermal shutdown condition
- Overcurrent fault
- Internal V_{CC} UVLO (Approximately 4 V input to V_{IN})

SNVS649I-JANUARY 2010-REVISED OCTOBER 2015

8.2.2.1.4 Co Selection

None of the required C_0 output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst-case minimum ripple current rating of 0.5 × $I_{LR P-P}$, as calculated in Equation 20 below. Beyond that, additional capacitance will reduce output ripple so long as the ESR is low enough to permit it. A minimum value of 10 µF is generally required. Experimentation will be required if attempting to operate with a minimum value. Ceramic capacitors or other low ESR types are recommended. See AN-2024 for more detail.

Equation 6 provides a good first pass approximation of C_0 for load transient requirements:

$$C_{O} \ge I_{STEP} * V_{FB} \times L \times V_{IN} / (4 \times V_{O} \times (V_{IN} - V_{O}) \times V_{OUT-TRAN})$$
(6)

Solving:

C₀≥ 1 A × 0.8 V × 10 μ H × 24 V / (4 × 3.3 V × (24 V − 3.3 V) × 33 mV) ≥ 21.3 μ F (7)

The LMZ14201 demonstration and evaluation boards are populated with a 100-uF 6.3-V X5R output capacitor. Locations for other output capacitors are provided.

8.2.2.1.5 C_{IN} Selection

The LMZ14201 module contains an internal 0.47 µF input ceramic capacitor. Additional input capacitance is required external to the module to handle the input ripple current of the application. This input capacitance should be very close to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Worst-case input ripple current rating is dictated by Equation 8:

 $I(C_{IN(RMS)}) \cong 1 / 2 \times I_O \times \sqrt{(D / 1-D)}$

D ≊ V_O / V_{IN}

where

(As a point of reference, the worst-case ripple current will occur when the module is presented with full load current and when $V_{IN} = 2 \times V_O$).

Recommended minimum input capacitance is 10-uF X7R ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature deratings of the capacitor selected. It should be noted that ripple current rating of ceramic capacitors may be missing from the capacitor data sheet and you may need to contact the capacitor manufacturer for this rating.

If the system design requires a certain minimum value of input ripple voltage ΔV_{IN} be maintained then Equation 9 may be used.

 $C_{IN} \ge I_O \times D \times (1-D) / f_{SW-CCM} \times \Delta V_{IN}$

If ΔV_{IN} is 1% of V_{IN} for a 24-V input to 3.3-V output application this equals 240 mV and $f_{SW} = 400$ kHz.

 $C_{IN} \ge 1 \text{ A} \times 3.3 \text{ V} / 24 \text{ V} \times (1 - 3.3 \text{ V} / 24 \text{ V}) / (400000 \times 0.240 \text{ V})$

≥ 0.9 µF

Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines.

8.2.2.1.6 R_{ON} Resistor Selection

Many designs will begin with a desired switching frequency in mind. For that purpose Equation 10 can be used.

This can be rearranged as

 $f_{SW(CCM)} \cong V_O / (1.3 \times 10^{-10} \times R_{ON})$

 $R_{ON} \cong V_O / (1.3 \times 10^{-10} \times f_{SW(CCM)})$

The selection of RON and f_{SW(CCM)} must be confined by limitations in the ON-time and OFF-time for the COT Control Circuit Overview section.

The ON-time of the LMZ14201 timer is determined by the resistor R_{ON} and the input voltage V_{IN}. It is calculated as follows:

 $t_{ON} = (1.3 \times 10^{-10} \times R_{ON}) / V_{IN}$ (12)

www.ti.com

(8)

(9)

(10)

(11)



(13)

(14)

(15)

(16)

The inverse relationship of t_{ON} and V_{IN} gives a nearly constant switching frequency as V_{IN} is varied. R_{ON} should be selected such that the ON-time at maximum V_{IN} is greater than 150 ns. The ON-timer has a limiter to ensure a minimum of 150 ns for t_{ON} . This limits the maximum operating frequency, which is governed by Equation 13:

$$f_{SW(MAX)} = V_O / (V_{IN(MAX)} \times 150 \text{ ns})$$

This equation can be used to select R_{ON} if a certain operating frequency is desired so long as the minimum ON-time of 150 ns is observed. The limit for R_{ON} can be calculated as follows:

 $R_{ON} \ge V_{IN(MAX)} \times 150 \text{ nsec} / (1.3 \times 10^{-10})$

If R_{ON} calculated in Equation 11 is less than the minimum value determined in Equation 14 a lower frequency should be selected. Alternatively, $V_{IN(MAX)}$ can also be limited to keep the frequency unchanged.

NOTE

The minimum OFF-time of 260 ns limits the maximum duty ratio. Larger R_{ON} (lower F_{SW}) should be selected in any application requiring large duty ratio.

8.2.2.1.6.1 Discontinuous Conduction and Continuous Conduction Mode Selection

Operating frequency in DCM can be calculated as follows:

 $f_{SW(DCM)} \cong V_O \times (V_{IN}-1) \times 10 \ \mu H \times 1.18 \times 10^{20} \times I_O/(V_{IN}-V_O) \times R_{ON}^2$


In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the OFF-time. The switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can be calculated using Equation 7 above.

Figure 33 shows a comparison pair of waveforms of the showing both CCM (upper) and DCM operating modes.

The approximate formula for determining the DCM/CCM boundary is as follows:

 $I_{DCB} \cong V_O \times (V_{IN} - V_O) / (2 \times 10 \ \mu H \times f_{SW(CCM)} \times V_{IN})$

Figure 34 shows a typical waveform showing the boundary condition.



The inductor internal to the module is 10 μ H. This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current (I_{LR}). I_{LR} can be calculated with:

 $I_{LR P-P} = V_O \times (V_{IN} - V_O) / (10 \ \mu H \times f_{SW} \times V_{IN})$

where

V_{IN} is the maximum input voltage and f_{SW} is determined from Equation 10. (17)


If the output current I_O is determined by assuming that $I_O = I_L$, the higher and lower peak of I_{LR} can be determined. Be aware that the lower peak of I_{LR} must be positive if CCM operation is required.

LMZ14201 SNVS649I – JANUARY 2010 – REVISED OCTOBER 2015



www.ti.com

8.2.3 Application Curves





9 Power Supply Recommendations

The LMZ14201 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMZ14201 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LMZ14201, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47- μ F or 100- μ F electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

- Minimize area of switched current loops. From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PCB layout. The high current loops that do not overlap have high di/dt content that will cause observable high-frequency noise on the output pin if the input capacitor (Cin1) is placed at a distance away from the LMZ14201. Therefore place C_{IN1} as close as possible to the LMZ14201 VIN and GND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).
- 2. Have a single point ground. The ground connections for the feedback, soft-start, and enable components should be routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.
- 3. **Minimize trace length to the FB pin.**Both feedback resistors, R_{FBT} and R_{FBB}, and the feed forward capacitor C_{FF}, should be close to the FB pin. Because the FB node is high impedance, maintain the copper area as small as possible. The trace are from R_{FBT}, R_{FBB}, and C_{FF} should be routed away from the body of the LMZ14201 to minimize noise.
- 4. **Make input and output bus connections as wide as possible.**This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and provide optimum output accuracy.
- 5. Provide adequate device heat-sinking. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 × 6 via array with minimum via diameter of 8 mils thermal vias spaced 59 mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

10.1.1 Power Module SMT Guidelines

The recommendations below are for a standard module surface mount assembly

- Land Pattern Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads
- Stencil Aperture
 - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern
 - For all other I/O pads use a 1:1 ratio between the aperture and the land pattern recommendation
- Solder Paste Use a standard SAC Alloy such as SAC 305, type 3 or higher
- Stencil Thickness 0.125 to 0.15 mm
- Reflow Refer to solder paste supplier recommendation and optimized per board size and density
- Refer to AN SNAA214 for Reflow information
- Maximum number of reflows allowed is one

Layout Guidelines (continued)





Figure 38. Sample Reflow Profile

Table 3	Sample	Reflow	Profile	Table
---------	--------	--------	---------	-------

PROBE	MAX TEMP (°C)	REACHED MAX TEMP	TIME ABOVE 235°C	REACHED 235°C	TIME ABOVE 245°C	REACHED 245°C	TIME ABOVE 260°C	REACHED 260°C
1	242.5	6.58	0.49	6.39	0.00	-	0.00	-
2	242.5	7.10	0.55	6.31	0.00	7.10	0.00	_
3	241.0	7.09	0.42	6.44	0.00	-	0.00	_



10.2 Layout Example








Figure 40. PCB Layout Guide




Figure 41. EVM Board Layout - Top View



(18)

(19)

(20)

Layout Example (continued)




Figure 42. EVM Board Layout - Bottom View

10.3 Power Dissipation and Board Thermal Requirements

For the design case of V_{IN} = 24 V, V_O = 3.3 V, I_O = 1A, $T_{AMB(MAX)} = 85^{\circ}C$, and $T_{JUNCTION} = 125^{\circ}C$, the device must see a thermal resistance from case to ambient of less than:

 $R_{\theta CA} < (T_{J-MAX} - T_{AMB(MAX)}) / P_{IC-LOSS} - R_{\theta JC}$

Given the typical thermal resistance from junction to case to be 1.9 °C/W. Use the 85°C power dissipation curves in the *Typical Performance Characteristics* section to estimate the P_{IC-LOSS} for the application being designed. In this application it is 0.52W.

$$R_{\theta CA} = (125 - 85) / 0.52 W - 1.9 = 75$$

To reach $R_{\theta CA} = 75$, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1 oz. copper on both the top and bottom metal layers is:

Board Area_cm² = 500°C x cm²/W / $R_{\theta JC}$

As a result, approximately 6 square cm of 1 oz copper on top and bottom layers is required for the PCB design. Additional area will decrease die temperature proportionately. The PCB copper heat sink must be connected to the exposed pad. Approximately thirty six, 8 mils thermal vias spaced 59 mils (1.5 mm) apart must connect the top copper to the bottom copper. For an example of a high thermal performance PCB layout of approximately 31 square cm area. Refer to the Evaluation Board application note AN-2024 SNVA422. For more information on thermal design see AN-2020 SNVA419 and AN-2026 SNVA424.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

- Design Summary LMZ1 and LMZ2 Power Modules, SNAA214
- AN-2027 Inverting Application for the LMZ14203 SIMPLE SWITCHER Power Module, SNVA425
- Evaluation Board Application Note AN-2024, SNVA422
- AN-2020 Thermal Design By Insight, Not Hindsight, SNVA419
- AN-2026 Effect of PCB Design on Thermal Performance of SIMPLE SWITCHER Power Modules, SNVA424

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH, SIMPLE SWITCHER are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



8-Jan-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ14201TZ-ADJ/NOPB	ACTIVE	TO-PMOD	NDW	7	250	RoHS & Green	CU SN	Level-3-245C-168 HR	-40 to 125	LMZ14201 TZ-ADJ	Samples
LMZ14201TZE-ADJ/NOPB	ACTIVE	TO-PMOD	NDW	7	45	RoHS & Green	CU SN	Level-3-245C-168 HR	-40 to 125	LMZ14201 TZ-ADJ	Samples
LMZ14201TZX-ADJ/NOPB	ACTIVE	TO-PMOD	NDW	7	500	RoHS & Green	CU SN	Level-3-245C-168 HR	-40 to 125	LMZ14201 TZ-ADJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



8-Jan-2019

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ14201TZ-ADJ/NOPB	TO- PMOD	NDW	7	250	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2
LMZ14201TZX-ADJ/NOP B	TO- PMOD	NDW	7	500	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

27-May-2018



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ14201TZ-ADJ/NOPB	TO-PMOD	NDW	7	250	367.0	367.0	45.0
LMZ14201TZX-ADJ/NOPB	TO-PMOD	NDW	7	500	367.0	367.0	45.0

MECHANICAL DATA

NDW0007A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated