



Fully-Differential Isolation Amplifier

Check for Samples: AMC1200

FEATURES

- ±250-mV Input Voltage Range Optimized for Shunt Resistors
- Very Low Nonlinearity: 0.075% max at 5 V
- Low Offset Error: 1.5 mV max Low Noise: 3.1 mV_{RMS} typ
- Low High-Side Supply Current: 8 mA max at 5 V
- Input Bandwidth: 60 kHz min Fixed Gain: 8 (0.5% accuracy)
- High Common-Mode Rejection Ratio: 108 dB
- 3.3-V Operation on Low-Side
- **Certified Galvanic Isolation:**
 - UL1577 and IEC60747-5-2 Approved
 - Isolation Voltage: 4000 V_{PEAK} Working Voltage: 1200 V_{PEAK}
 - Transient Immunity: 10 kV/µs min
- Typical 10-Year Lifespan at Rated Working Voltage (see Application Report SLLA197)
- **Fully Specified Over the Extended Industrial Temperature Range**

APPLICATIONS


- **Shunt Resistor Based Current Sensing in:**
 - **Motor Control**
 - **Green Energy**
 - **Frequency Inverters**
 - **Uninterruptible Power Supplies**

DESCRIPTION

The AMC1200 is a precision isolation amplifier with an output separated from the input circuitry by a silicon dioxide (SiO₂) barrier that is highly resistant to magnetic interference. This barrier has been certified to provide galvanic isolation of up to 4000 V_{PEAK} according to UL1577 and IEC60747-5-2. Used in conjunction with isolated power supplies, this device prevents noise currents on a high common-mode voltage line from entering the local ground and interfering with or damaging sensitive circuitry.

The input of the AMC1200 is optimized for direct connection to shunt resistors or other low voltage level signal sources. The excellent performance of the device supports accurate current control resulting in system-level power saving and, especially in motor-control applications, lower torque ripple. The common-mode voltage of the output signal is automatically adjusted to either the 3-V or 5-V low-side supply.

The AMC1200 is fully specified over the extended industrial temperature range of -40 °C to +105 °C and is available in the SMD-type, gullwing-8 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over the operating ambient temperature range, unless otherwise noted.

		AMC1200	UNIT
Supply voltage, VDD1 to GND1 or VDE	02 to GND2	-0.5 to 6	V
Analog input voltage at VINP, VINN		GND1 – 0.5 to VDD1 + 0.5	V
Input current to any pin except supply pins		±10	mA
Maximum junction temperature, T _J Max		+150	°C
Electrostatic discharge (ESD) ratings,	Human body model (HBM) JEDEC standard 22, test method A114-C.01	±2500	V
all pins	Charged device model (CDM) JEDEC standard 22, test method C101	±1000	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		AMC1200	
	THERMAL METRIC ⁽¹⁾	DUB (SOP)	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	75.1	
θ_{JCtop}	Junction-to-case (top) thermal resistance	61.6	
θ_{JB}	Junction-to-board thermal resistance	39.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	39.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

REGULATORY INFORMATION

VDE/IEC	UL
Certified according to IEC 60747-5-2	Recognized under 1577 component recognition program
File number: 40016131	File number: E181974

www.ti.com

IEC 60747-5-2 INSULATION CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
V _{IORM}	Maximum working insulation voltage		1200	V_{PEAK}
		Qualification test: after Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$, $t = 10 \text{ s}$, partial discharge < 5 pC	1140	V_{PEAK}
V_{PR}	Input to output test voltage	Qualification test: method a, after environmental tests subgroup 1, V _{PR} = V _{IORM} x 1.6, t = 10 s, partial discharge < 5 pC	1920	V_{PEAK}
		100% production test: method b1, V _{PR} = V _{IORM} x 1.875, t = 1 s, partial discharge < 5 pC	2250	V_{PEAK}
V _{IOTM}	Transient overvoltage	Qualification test: t = 60 s	4000	V_{PEAK}
.,	Inculation voltage per I II	Qualification test: V _{TEST} = V _{ISO} , t = 60 s	4000	V_{PEAK}
V _{ISO}	Insulation voltage per UL	100% production test: V _{TEST} = 1.2 x V _{ISO} , t = 1 s	4800	V_{PEAK}
₹s	Insulation resistance	V _{IO} = 500 V at T _S	> 10 ⁹	Ω
PD	Pollution degree		2	0

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures. The safety-limiting constraint is the operating virtual junction temperature range specified in the Absolute Maximum Ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	$\theta_{JA} = 246^{\circ}\text{C/W}, V_{IN} = 5.5 \text{ V}, T_{J} = +150^{\circ}\text{C}, T_{A} = +25^{\circ}\text{C}$			10	mA
T_C	Maximum case temperature				+150	°C

IEC 61000-4-5 RATINGS

PARAMETER	TEST CONDITIONS	VALUE	UNIT
V _{IOSM} Surge immunity	1.2-µs/50-µs voltage surge and 8-µs/20-µs current surge	±6000	V

IEC 60664-1 RATINGS

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	=
	Rated mains voltage ≤ 150 V _{RMS}	I-IV
In stallation classification	Rated mains voltage ≤ 300 V _{RMS}	I-IV
Installation classification	Rated mains voltage ≤ 400 V _{RMS}	I-III
	Rated mains voltage < 600 V _{RMS}	I-III



PACKAGE CHARACTERISTICS(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal to terminal distance through air	7		mm
L(I02)	Minimum external tracking (creepage)	Shortest terminal to terminal distance across the package surface	7		mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 part 1	≥ 175		V
	Minimum internal gap (internal clearance)	Distance through the insulation	0.014		mm
R _{IO}	Isolation resistance	Input to output, V _{IO} = 500 V, all pins on each side of the barrier tied together to create a two-terminal device, T _A < +85°C		> 10 ¹²	Ω
		Input to output, $V_{IO} = 500 \text{ V}$, +85°C $\leq T_A < T_A \text{ max}$		> 10 ¹¹	Ω
C _{IO}	Barrier capacitance input to output	$V_I = 0.5 V_{PP}$ at 1 MHz		1.2	pF
C _I	Input capacitance to ground	V _I = 0.5 V _{PP} at 1 MHz		3	pF

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of a specific application. Care should be taken to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques shown in the *Isolation Glossary* section. Techniques such as inserting grooves and/or ribs on the PCB are used to help increase these specifications.

ELECTRICAL CHARACTERISTICS

All minimum/maximum specifications at $T_A = -40$ °C to +105°C and within the specified voltage range, unless otherwise noted. Typical values are at $T_A = +25$ °C, VDD1 = 5 V, and VDD2 = 3.3 V.

				AMC1200		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT			1			
	Maximum input voltage before clipping	VINP – VINN		±320		mV
	Differential input voltage	VINP – VINN	-250		+250	mV
V _{CM}	Common-mode operating range		-0.16		VDD1	V
Vos	Input offset voltage		-1.5	±0.2	+1.5	mV
TCV _{OS}	Input offset thermal drift		-10	±1.5	+10	μV/K
CMDD		V _{IN} from 0 V to 5 V at 0 Hz		108		dB
CMRR	Common-mode rejection ratio	V _{IN} from 0 V to 5 V at 50 kHz		95		dB
C _{IN}	Input capacitance to GND1	VINP or VINN		3		pF
C _{IND}	Differential input capacitance			3.6		pF
R _{IN}	Differential input resistance			28		kΩ
	Small-signal bandwidth		60	100		kHz
OUTPUT			•		<u>, </u>	
	Nominal gain			8		
0	O-1	Initial, at T _A = +25°C	-0.5	±0.05	+0.5	%
G _{ERR}	Gain error		-1	±0.05	+1	%
TCG _{ERR}	Gain error thermal drift			±56		ppm/K
	N	4.5 V ≤ VDD2 ≤ 5.5 V	-0.075	±0.015	+0.075	%
	Nonlinearity	2.7 V ≤ VDD2 ≤ 3.6 V	-0.1	±0.023	+0.1	%
	Nonlinearity thermal drift			2.4		ppm/K
	Output noise	VINP = VINN = 0 V		3.1		mV_{RMS}
DODD	December of the section	vs VDD1, 10-kHz ripple		80		dB
PSRR	Power-supply rejection ratio	vs VDD2, 10-kHz ripple		61		dB
	Rise/fall time	0.5-V step, 10% to 90%		3.66	6.6	μs




ELECTRICAL CHARACTERISTICS (continued)

All minimum/maximum specifications at $T_A = -40^{\circ}C$ to +105°C and within the specified voltage range, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$, VDD1 = 5 V, and VDD2 = 3.3 V.

			Α	MC1200		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		0.5-V step, 50% to 10%, unfiltered output		1.6	3.3	μs
	V_{IN} to V_{OUT} signal delay	0.5-V step, 50% to 50%, unfiltered output		3.15	5.6	μs
		0.5-V step, 50% to 90%, unfiltered output		5.26	9.9	μs
CMTI	Common-mode transient immunity	V _{CM} = 1 kV	10	15		kV/μs
	Outrat assume a describera	2.7 V ≤ VDD2 ≤ 3.6 V	1.15	1.29	1.45	V
	Output common-mode voltage	4.5 V ≤ VDD2 ≤ 5.5 V	2.4	2.55	2.7	V
	Short-circuit current			20		mA
R _{OUT}	Output resistance			2.5		Ω
	SUPPLY					
VDD1	High-side supply voltage		4.5	5.0	5.5	V
VDD2	Low-side supply voltage		2.7	5.0	5.5	V
I _{DD1}	High-side supply current			5.4	8	mA
	Lauraida arrado arrada	2.7 V < VDD2 < 3.6 V		3.8	6	mA
I _{DD2}	Low-side supply current	4.5 V < VDD2 < 5.5 V		4.4	7	mA
P _{DD1}	High-side power dissipation			27.0	44.0	mW
	Lauraida nauran diadinatira	2.7 V < VDD2 < 3.6 V		11.4	21.6	mW
P_{DD2}	Low-side power dissipation	4.5 V < VDD2 < 5.5 V		22.0	38.5	mW

PIN CONFIGURATION

DUB PACKAGE SOP-8 (TOP VIEW)



PIN DESCRIPTIONS


PIN#	PIN NAME	FUNCTION	DESCRIPTION
1	VDD1	Power	High-side power supply
2	VINP	Analog input	Noninverting analog input
3	VINN	Analog input	Inverting analog input
4	GND1	Power	High-side analog ground
5	GND2	Power	Low-side analog ground
6	VOUTN	Analog output	Inverting analog output
7	VOUTP	Analog output	Noninverting analog output
8	VDD2	Power	Low-side power supply



TYPICAL CHARACTERISTICS

At VDD1 = VDD2 = 5 V, VINP = -250 mV to +250 mV, and VINN = 0 V, unless otherwise noted.

INPUT OFFSET vs HIGH-SIDE SUPPLY VOLTAGE



INPUT OFFSET vs LOW-SIDE SUPPLY VOLTAGE





Figure 2.

INPUT OFFSET vs LOW-SIDE SUPPLY VOLTAGE



INPUT OFFSET vs TEMPERATURE





Figure 4.

COMMON-MODE REJECTION RATIO vs INPUT FREQUENCY



INPUT CURRENT vs INPUT VOLTAGE





Figure 6.



TYPICAL CHARACTERISTICS (continued)

At VDD1 = VDD2 = 5 V, VINP = -250 mV to +250 mV, and VINN = 0 V, unless otherwise noted.



GAIN ERROR vs HIGH-SIDE SUPPLY VOLTAGE





Figure 7.

GAIN ERROR vs LOW-SIDE SUPPLY VOLTAGE



GAIN ERROR vs LOW-SIDE SUPPLY VOLTAGE




Figure 9.

GAIN ERROR
vs TEMPERATURE




Figure 11.

NORMALIZED GAIN vs INPUT FREQUENCY




Figure 12.



TYPICAL CHARACTERISTICS (continued)

At VDD1 = VDD2 = 5 V, VINP = -250 mV to +250 mV, and VINN = 0 V, unless otherwise noted.




Figure 13.




Figure 14.





Figure 15.

NONLINEARITY



NONLINEARITY vs LOW-SIDE SUPPLY VOLTAGE





Figure 17.





110 125



TYPICAL CHARACTERISTICS (continued)

At VDD1 = VDD2 = 5 V, VINP = -250 mV to +250 mV, and VINN = 0 V, unless otherwise noted.






Temperature (°C) Figure 20.

35 50 65 80 95

OUTPUT NOISE DENSITY vs FREQUENCY









Figure 21.

Figure 22.

-0.1

-40 -25 -10

OUTPUT RISE/FALL TIME vs TEMPERATURE



FULL-SCALE STEP RESPONSE




Figure 24.



TYPICAL CHARACTERISTICS (continued)

At VDD1 = VDD2 = 5 V, VINP = -250 mV to +250 mV, and VINN = 0 V, unless otherwise noted.




Figure 25.




Figure 26.

OUTPUT COMMON-MODE VOLTAGE vs TEMPERATURE




Figure 27.




Figure 28.

SUPPLY CURRENT

LOW-SIDE SUPPLY CURRENT vs LOW-SIDE SUPPLY VOLTAGE




Figure 29.




Figure 30.



THEORY OF OPERATION

INTRODUCTION

The differential analog input of the AMC1200 is a switched-capacitor circuit based on a second-order modulator stage that digitizes the input signal into a 1-bit output stream. The device compares the differential input signal ($V_{IN} = VINP - VINN$) against the internal reference of 2.5 V using internal capacitors that are continuously charged and discharged with a typical frequency of 10 MHz. With the S1 switches closed, C_{IND} charges to the voltage difference across VINP and VINN. For the discharge phase, both S1 switches open first and then both S2 switches close. C_{IND} discharges to approximately AGND + 0.8V during this phase. Figure 31 shows the simplified equivalent input circuitry.




Figure 31. Equivalent Input Circuit

The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. However, there are two restrictions on the analog input signals, VINP and VINN. If the input voltage exceeds the range AGND - 0.5 V to AVDD + 0.5 V, the input current must be limited to 10 mA to prevent the implemented input protection diodes from damage. In addition, the linearity and the noise performance of the device are ensured only when the differential analog input voltage remains within $\pm 250 \text{ mV}$.

The isolated digital bit stream is processed by a third-order analog filter on the low-side and presented as a differential output of the device.


The SiO_2 -based capacitive isolation barrier supports a high level of magnetic field immunity, as described in application report SLLA181, ISO72x Digital Isolator Magnetic-Field Immunity (available for download at www.ti.com).



APPLICATION INFORMATION

MOTOR CONTROL

A typical operation of the AMC1200 in a motor-control application is shown in Figure 32. Measurement of the motor phase current is done through the shunt resistor, R_{SHUNT} (in this case, a two-terminal shunt). For better performance, the differential signal is filtered using RC filters (components R_2 , R_3 , and C_2). Optionally, C_3 and C_4 can be used to reduce charge dumping from the inputs. In this case, care should be taken when choosing the quality of these capacitors; mismatch in values of these capacitors leads to a common-mode error at the input of the modulator.



(1) Place these capacitors as close as possible to the AMC1200.

Figure 32. Typical Application Diagram for the AMC1200

The high-side power supply for the AMC1200 (VDD1) is derived from the power supply of the upper gate driver. For lowest cost, a Zener diode can be used to limit the voltage to 5 V $\pm 10\%$. A decoupling capacitor of 0.1 μ F is recommended for filtering this power-supply path. This capacitor (C₁ in Figure 32) should be placed as close as possible to the VDD1 pin for best performance. If better filtering is required, an additional 1- μ F to 10- μ F capacitor can be used. The floating ground reference (GND1) is derived from the end of the shunt resistor, which is connected to the negative input of the AMC1200 (VINN). If a four-terminal shunt is used, the inputs of AMC1200 are connected to the inner leads, while GND1 is connected to one of the outer leads of the shunt.

The high transient immunity of the AMC1200 ensures reliable and accurate operation even in high-noise environments such as the power stages of the motor drives.

The differential output of the AMC1200 can either directly drive an analog-to-digital converter (ADC) input or can be further filtered before being processed by the ADC.

As shown in Figure 33, it is recommended to place the bypass and filter capacitors as close as possible to the AMC1200 to ensure best performance.



www.ti.com




Figure 33. AMC1200 Layout Recommendation

To maintain the isolation barrier and the high CMTI of the device, the distance between the high-side ground (GND1) and the low-side ground (GND2) should be kept at maximum; that is, the entire area underneath the device should be kept free of any conducting materials.



VOLTAGE MEASUREMENT

The AMC1200 can also be used for isolated voltage measurement applications, as shown in a simplified way in Figure 34. In such applications, usually a resistor divider (R_1 and R_2 in Figure 34) is used to match the relatively small input voltage range of the AMC1200. R_2 and the input resistance R_{IN} of the AMC1200 also create a resistance divider that results in additional gain error. With the assumption that R_1 and R_{IN} have a considerably higher value than R_2 , the resulting total gain error can be estimated using Equation 1:

$$G_{\text{ERRTOT}} = G_{\text{ERR}} + \frac{R_2}{R_{\text{IN}}}$$

Where G_{ERR} = the gain error of AMC1200.





Figure 34. Voltage Measurement Application




ISOLATION GLOSSARY

Creepage Distance: The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance: The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to-Output Barrier Capacitance: The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to-Output Barrier Resistance: The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit: An internal circuit directly connected to an external supply mains or other equivalent source that supplies the primary circuit electric power.

Secondary Circuit: A circuit with no direct connection to primary power that derives its power from a separate isolated source.

Comparative Tracking Index (CTI): CTI is an index used for electrical insulating materials. It is defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface. The higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as tracking.

Insulation:

Operational insulation—Insulation needed for the correct operation of the equipment.

Basic insulation—Insulation to provide basic protection against electric shock.

Supplementary insulation—Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation—Insulation comprising both basic and supplementary insulation.

Reinforced insulation—A single insulation system that provides a degree of protection against electric shock equivalent to double insulation.



Pollution Degree:

Pollution Degree 1—No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence on device performance.

Pollution Degree 2—Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation is to be expected.

Pollution Degree 3—Conductive pollution, or dry nonconductive pollution that becomes conductive because of condensation, occurs. Condensation is to be expected.

Pollution Degree 4—Continuous conductivity occurs as a result of conductive dust, rain, or other wet conditions.

Installation Category:

Overvoltage Category—This section is directed at insulation coordination by identifying the transient overvoltages that may occur, and by assigning four different levels as indicated in IEC 60664.

- 1. Signal Level: Special equipment or parts of equipment.
- 2. Local Level: Portable equipment, etc.
- 3. Distribution Level: Fixed installation.
- 4. Primary Supply Level: Overhead lines, cable systems.

Each category should be subject to smaller transients than the previous category.

www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (April 2011) to Revision A	Page
•	Changed sign for maximum junction temperature from minus to plus (typo)	2
•	Changed surge immunity parameter from ±4000 to ±6000	3
•	Added "0.5-V step" to test condition for Rise/fall time parameter	4
•	Changed Figure 12	7
•	Changed Figure 13	8



PACKAGE OPTION ADDENDUM

30-Jun-2018

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1200BDUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	1200B	Samples
AMC1200BDUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	1200B	Samples
AMC1200BDWV	ACTIVE	SOIC	DWV	8	64	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	AMC1200B	Samples
AMC1200BDWVR	ACTIVE	SOIC	DWV	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	AMC1200B	Samples
AMC1200SDUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	AMC1200	Samples
AMC1200SDUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	AMC1200	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

30-Jun-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AMC1200:

Automotive: AMC1200-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All difficulties are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1200BDUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1
AMC1200BDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1200SDUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

7 till dilliteriorette die memilia								
Device Package Type		Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
AMC1200BDUBR	SOP	DUB	8	350	346.0	346.0	29.0	
AMC1200BDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0	
AMC1200SDUBR	SOP	DUB	8	350	346.0	346.0	41.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207614/E





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.254 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated