


N-channel Enhanced mode SOP-8/TO-251/TO-252/DFN5*6 MOSFET


Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 11m Ω)@ $V_{GS}=4.5V$
- Low $R_{DS(ON)}$ (Typ 9.2m Ω)@ $V_{GS}=10V$
- Low Gate Charge (Typ 48nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: Electronic Ballast, Motor Control Synchronous Rectification, Inverter



SOP-8/DFN5*6: 4.Gate 5,6,7,8.Drain 1,2,3.Source
TO-251/TO-252: 1.Gate 2.Drain 3.Source

BV_{DSS} : 60V
 I_D : 40A
 $R_{DS(ON)}$: 11m Ω @ $V_{GS}=4.5V$
9.2m Ω @ $V_{GS}=10V$



General Description

This power MOSFET is produced with advanced technology of SAMWIN.

This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.



Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW K 088R06VT	SW088R06VT	SOP-8	REEL
2	SW I 088R06VT	SW088R06VT	TO-251	TUBE
3	SW D 088R06VT	SW088R06VT	TO-252	REEL
4	SW HA 088R06VT	SW088R06VT	DFN5*6	REEL

Absolute maximum ratings

Symbol	Parameter	Value				Unit
		SOP-8	TO-251	TO-252	DFN5*6	
V_{DSS}	Drain to source voltage	60				V
I_D	Continuous drain current (@ $T_C=25^\circ C$)	40*				A
	Continuous drain current (@ $T_C=100^\circ C$)	25*				A
I_{DM}	Drain current pulsed (note 1)	160				A
V_{GS}	Gate to source voltage	± 20				V
E_{AS}	Single pulsed avalanche energy (note 2)	192				mJ
E_{AR}	Repetitive avalanche energy (note 1)	11				mJ
dv/dt	Peak diode recovery dv/dt (note 3)	5				V/ns
P_D	Total power dissipation (@ $T_C=25^\circ C$)	132				W
	Total power dissipation (@ $T_a=25^\circ C$)	2.6			2.8	W
	Derating factor above 25 $^\circ C$	0.02	1.05	0.02		W/ $^\circ C$
T_{STG}, T_J	Operating junction temperature & storage temperature	-55 ~ + 150				$^\circ C$
T_L	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.	300				$^\circ C$

*. Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value				Unit
		SOP-8	TO-251	TO-252	DFN5*6	
R_{thjc}	Thermal resistance, Junction to case	0.95				$^\circ C/W$
R_{thja}	Thermal resistance, Junction to ambient	48	76		45	$^\circ C/W$

Note: R_{thja} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thjc} is guaranteed by design while R_{thca} is determined by the user's board design. SOP-8 R_{thja} : 48 $^\circ C/W$ on a 1 in² pad of 2oz copper.

DFN5*6 R_{thja} : 45 $^\circ C/W$ on a 1 in² pad of 2oz copper.

Electrical characteristic ($T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV_{DSS}	Drain to source breakdown voltage	$V_{GS}=0V, I_D=250\mu A$	60			V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu A$, referenced to 25°C		0.05		V/ $^\circ\text{C}$
I_{DSS}	Drain to source leakage current	$V_{DS}=60V, V_{GS}=0V$			1	μA
		$V_{DS}=48V, T_C=125^\circ\text{C}$			50	μA
I_{GSS}	Gate to source leakage current, forward	$V_{GS}=20V, V_{DS}=0V$			100	nA
	Gate to source leakage current, reverse	$V_{GS}=-20V, V_{DS}=0V$			-100	nA
On characteristics						
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1.4		2.4	V
$R_{DS(ON)}$	Drain to source on state resistance(SOP-8)	$V_{GS}=4.5V, I_D=20A$		11	13.5	m Ω
		$V_{GS}=10V, I_D=20A$		9.2	11.5	m Ω
	Drain to source on state Resistance(TO-252&TO-251&DFN5*6)	$V_{GS}=4.5V, I_D=20A$		9.9	12.4	m Ω
		$V_{GS}=10V, I_D=20A$		8.3	10.4	m Ω
G_{fs}	Forward transconductance	$V_{DS}=5V, I_D=20A$		48		S
Dynamic characteristics						
C_{ISS}	Input capacitance	$V_{GS}=0V, V_{DS}=30V, f=1\text{MHz}$		2010		pF
C_{OSS}	Output capacitance			207		
C_{RSS}	Reverse transfer capacitance			165		
$t_{d(on)}$	Turn on delay time	$V_{DS}=30V, I_D=30A, R_G=25\Omega, V_{GS}=10V$ (note 4,5)		14		ns
t_r	Rising time			77		
$t_{d(off)}$	Turn off delay time			137		
t_f	Fall time			128		
Q_g	Total gate charge	$V_{DS}=48V, V_{GS}=10V, I_D=30A, I_g=5\text{mA}$ (note 4,5)		48		nC
Q_{gs}	Gate-source charge			5		
Q_{gd}	Gate-drain charge			18		
R_g	Gate resistance		$V_{DS}=0V$, Scan F mode		1.2	

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			40	A
I_{SM}	Pulsed source current				160	A
V_{SD}	Diode forward voltage drop.	$I_S=40A, V_{GS}=0V$			1.4	V
t_{rr}	Reverse recovery time	$I_S=30A, V_{GS}=0V, di/dt=100A/\mu s$		21		ns
Q_{rr}	Reverse recovery charge			7		nC

※. Notes

1. Repeattive rating : pulse width limited by junction temperature.
2. $L=2.67\text{mH}, I_{AS}=12A, V_{DD}=50V, R_G=25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 30A, di/dt = 100A/\mu s, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$.
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 2. Transfer characteristics




Fig. 3. On-resistance variation vs. drain current and gate voltage




Fig. 4. On-state current vs. diode forward voltage




Fig 5. Breakdown voltage variation vs. junction temperature




Fig. 6. On-resistance variation vs. junction temperature




Fig. 7. Gate charge characteristics




Fig. 8. Capacitance Characteristics




Fig. 9. Maximum safe operating area(SOP-8)




Fig. 10. Maximum safe operating area (TO-251&TO-252)




Fig. 11. Maximum safe operating area(DFN5*6)




Fig. 12. Transient thermal response curve(SOP-8)




Fig. 13. Transient thermal response curve(TO-251&TO-252)




Fig. 14. Transient thermal response curve(DFN5*6)




Fig. 15. Gate charge test circuit & waveform




Fig. 16. Switching time test circuit & waveform




Fig. 17. Unclamped Inductive switching test circuit & waveform





Fig. 18. Peak diode recovery dv/dt test circuit & waveform



DISCLAIMER

* All the data & curve in this document was tested in XI' AN SEMIPOWER TESTING & APPLICATION CENTER.

* This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability test 

* Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)

* Suggestions for improvement are appreciated, Please send your suggestions to samwin@samwinsemi.com