STL90N10F7



N-channel 100 V, 7 mΩ typ., 70 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STL90N10F7	100 V	8 mΩ	70 A	100 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL90N10F7	90N10F7	PowerFLAT™ 5x6	Tape and reel

Contents STL90N10F7

Contents

1	Electrical ratings			
2	Electric	cal characteristics	4	
	2.1	Electrical characteristics (curves)	5	
3	Test cir	cuits	7	
4	Packag	e information	8	
	4.1	PowerFLAT™ 5x6 type R package information	9	
	4.2	PowerFLAT™ 5x6 packing information	11	
5	Revisio	n history	13	

STL90N10F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	70	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	50	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	16	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 100 °C	11	Α
I _{DM} ⁽¹⁾⁽³⁾	Drain current (pulsed)	280	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	64	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	100	W
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25 °C	5	W
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	300	mJ
T _{stg}	Storage temperature range	55 to 175	°C
Tj	Operating junction temperature range	- 55 to 175	°C

Notes:

Table 3: Thermal data

Symbol	Parameter Value			
R _{thj-case}	Thermal resistance junction-case	1.5	°C/W	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb 31		-C/vv	

Notes:

 $^{^{(1)}}$ This value is rated according to $R_{\text{thj-c}}.$

 $^{^{(2)}}$ This value is rated according to $R_{\mbox{\scriptsize thj-pcb}}.$

 $^{^{\}left(3\right) }$ Pulse width is limited by safe operating area.

 $^{^{(4)}}$ Starting $T_j = 25~^{\circ}C,~I_D = 10~A,~V_{DD} = 50~V.$

⁽¹⁾When mounted on 1 inch², 2 Oz. Cu FR-4 board

Electrical characteristics STL90N10F7

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
	Zara gata valtaga drain	V _{GS} = 0 V, V _{DS} = 100 V			1	μΑ
IDSS	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 100 V, T _c = 125 °C			100	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5	3.5	4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 8 A		7	8	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3100	4030	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$	-	700	910	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	45	58	pF
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 16 \text{ A},$	-	45	60	nC
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	-	18		nC
Q _{gd}	Gate-drain charge	behavior")	-	13		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_{D} = 8 \text{ A}$	ı	19	ı	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	32	-	ns
t _{d(off)}	Turn-off-delay time	resistive load switching times" and Figure 18: "Switching time waveform")	-	36	-	ns
t _f	Fall time		-	13	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} (1)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 16 A	-		1.1	V
trr	Reverse recovery time	$I_{SD} = 16 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	70	90	ns
Qrr	Reverse recovery charge	$V_{DD} = 80 \text{ V}, T_j = 150 ^{\circ}\text{C} \text{ (see}$	-	125		nC
I _{RRM}	Reverse recovery current	Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	3.6		Α

Notes:



 $^{^{(1)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance K GIPG170320151230ALS $\delta = 0.5$ $\delta = 0.2$ $\delta = 0.1$ $\delta = 0.05$ $\delta = 0.02$ $\delta = 0.01$ $\delta = 0.$

Figure 4: Output characteristics

I_D
(A)
300
250
8V
200
150
100
50
0
2
4
6
8
VDS(V)





Figure 6: Gate charge vs gate-source voltage

VGS
(V)
12
VDD=50V
10
8
6
4
2
0
0 10 20 30 40 50 Qg(nC)









Figure 9: Normalized gate threshold voltage vs temperature VGS(th) (norm) AM18094v1 1.2 $I_D = 250 \mu A$ 1.0 0.8 0.6 0.4 0.2 0 -55 -5 45 145 Tı(°C) 95









STL90N10F7 Test circuits


3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 15: Test circuit for inductive load switching and diode recovery times








4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL90N10F7 Package information


4.1 PowerFLAT™ 5x6 type R package information

Figure 19: PowerFLAT™ 5x6 type R package outline



		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.275		1.575
L	0.60		0.80
L1	0.05	0.15	0.25
θ	0°		12°

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



Package information

STL90N10F7 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



PART NO.

R25.00

R25.

STL90N10F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
16-Apr-2013	1	First release.
06-Mar-2014	2	- Modified: R _{DS(on)} value in cover page - Modified: V _{GS(th)} values in Table 4 - Modified: R _{DS(on)} typ. and max values in Table 4 - Modified: typical values in Table 5, 6 and 7 - Updated: Section 4: Package mechanical data - Added: Section 2.1: Electrical characteristics (curves) - Updated: Section 4: Package mechanical data - Document status promoted from preliminary data to production data
16-Dec-2014	3	 Updated title, features and description in cover page. Updated R_{DS(on)} values and Figure 7: Static drain-source onresistance.
17-Mar-2015	4	-Text edits throughout document -Updated cover page title description -Updated cover page features table -In table 2. Absolute maximum ratings, added "EAS" information and footnote 4 -In table 3. Thermal data, added footnote 1 -Renamed table 4. Static (was On/off states) -Updated table 5. Dynamic -Updated table 7. Source drain diode -In Section 2.1 Electrical characteristics (curves), updated figures 2, 3, 10 and 11 -Updated and renamed Section 4 Package information
01-Aug-2017	5	Updated Absolute maximum ratings. Updated Static and Source-drain diode. Updated Internal schematic diagram. Minor text changes.
29-Aug-2017	6	Updated <i>Table 4: "Static"</i> . Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

