

### 650V N-ch Planar MOSFET

### (PK) Lead Free Package and Finish

#### $BV_{DSS}$ R<sub>DS(ON),Typ.</sub> $I_D$ 650V 1.1Ω 7.0A

## **General Features**


- **RoHS Compliant**
- $R_{DS(ON),typ.}$ =1.1  $\Omega$ @ $V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

## **Applications**

- Adaptor
- Charger
- SMPS Standby Power

**Ordering Information** 

Part Number	Package	Brand
PSU07N65	TO-251	ĭ
PSD07N65	TO-252	i



Package No to Scale

## **Absolute Maximum Ratings**

 $T_C=25^{\circ}C$  unless otherwise specified

Symbol	Parameter	PSU07N65	PSD07N65	Unit	
V <sub>DSS</sub>	Drain-to-Source Voltage	650		V	
V <sub>GSS</sub>	Gate-to-Source Voltage	±	30	V	
I <sub>D</sub>	Continuous Drain Current	7	0	^	
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V	2	8	A	
E <sub>AS</sub>	Single Pulse Avalanche Energy	450		mJ	
P <sub>D</sub>	Power Dissipation	12	20	W	
F <sub>D</sub>	Derating Factor above 25℃	0.96		W/℃	
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260		$^{\circ}$	
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150			

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

#### **Thermal Characteristics**

	_			
Symbol	Parameter	PSU07N65	PSD07N65	Unit
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	1.04		200 AA4
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	75		°CM



## **Electrical Characteristics**

#### **OFF Characteristics**

T<sub>J</sub> =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	650			٧	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA
I <sub>DSS</sub> Drain-to-Source Leakage Current			1		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
			100	uA	V <sub>DS</sub> =520V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	
I <sub>GSS</sub> Gate-to-Source Leakage Current			+1.0	^	V <sub>GS</sub> =+20V, V <sub>DS</sub> =0V	
	Gale-10-30urce Leakage Current			-1.0	uA	V <sub>GS</sub> =-20V, V <sub>DS</sub> =0V

#### **ON Characteristics**

T<sub>J</sub> =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance		1.1	1.4	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A
$V_{GS(TH)}$	Gate Threshold Voltage	2.0		4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA
gfs	Forward Transconductance		12		S	VDS=30V,ID=3.5A

#### **Dynamic Characteristics**

Essentially independent of operating temperature

ynamio onaraoteristios			Loseritally independent of operating temperature				
Symbol	Parameter	Min.	Тур.	Max.	Unit	<b>Test Conditions</b>	
C <sub>iss</sub>	Input Capacitance		1050		pF	$V_{GS}$ =0V, $V_{DS}$ =25V, f=1.0MH <sub>Z</sub>	
C <sub>rss</sub>	Reverse Transfer Capacitance		20				
C <sub>oss</sub>	Output Capacitance		100				
Qg	Total Gate Charge		25				
Q <sub>gs</sub>	Gate-to-Source Charge		6		nC	$V_{DD}$ =325V, $I_{D}$ =7A, $V_{GS}$ =0 to 10V	
$Q_{gd}$	Gate-to-Drain (Miller) Charge		10				

## Resistive Switching Characteristics Essentially independent of operating temperature

2 200 many mapping in a sportating to					tomporaturo
Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Turn-on Delay Time		12		ns	$V_{DD}$ =325V, $I_{D}$ =7A, $V_{GS}$ =10V $Rq$ =4.7 $\Omega$
Rise Time		12			
Turn-Off Delay Time		35			
Fall Time		15			
	Parameter Turn-on Delay Time Rise Time Turn-Off Delay Time	Parameter Min.  Turn-on Delay Time  Rise Time  Turn-Off Delay Time	Parameter         Min.         Typ.           Turn-on Delay Time          12           Rise Time          12           Turn-Off Delay Time          35	Parameter         Min.         Typ.         Max.           Turn-on Delay Time          12            Rise Time          12            Turn-Off Delay Time          35	Parameter         Min.         Typ.         Max.         Unit           Turn-on Delay Time          12            Rise Time          12            Turn-Off Delay Time          35



## Source-Drain Body Diode Characteristics T<sub>J</sub>=25℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[2]</sup>			7.0	۸	Integral pn-diode
I <sub>SM</sub>	Pulsed Source Current <sup>[2]</sup>			28	Α	in MOSFET
V <sub>SD</sub>	Diode Forward Voltage			1.5	V	I <sub>S</sub> =7A, V <sub>GS</sub> =0V
trr	Reverse Recovery Time		250		ns	Vgs=0V
Qrr	Reverse Recovery Charge		1400		nC	I=7A, di/dt=100A/µs

#### Note:

<sup>[1]</sup> T<sub>J</sub>=+25℃ to +150℃

<sup>[2]</sup> Pulse width≤380µs; duty cycle≤2%.



## **Typical Characteristics**




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current





## **Typical Characteristics(Cont.)**

Figure 6. Maximum Peak Current Capability





Figure 7. Typical Transfer Characteristics



 $V_{GS}$ , Gate-to-Source Voltage (V)

Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current






Figure 8. Unclamped Inductive Switching Capability



t<sub>AV</sub>, Time in Avalanche (s)

Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature





## **Typical Characteristics(Cont.)**




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 14. Typical Capacitance vs Drain-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics





## **Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



# Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



#### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - whose failure to perform when properly used in accordance with instructions
    for used provided in the labeling, can be reasonably expected to result in significant
    injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.