

PSA10N65C

650V N-ch Planar MOSFET

General Features

- RoHS Compliant
- $R_{DS(ON),typ.}=0.70 \ \Omega @V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications

- Adaptor
- Charger
- SMPS Standby Power


Ordering Information


Part Number	Package	Brand
PSA10N65C	TO-220F	ï

Absolute Maximum Ratings

(Pb)	Lead	Free	Package	and	Finish
	Leau	Liee	rackaye	anu	1111511

BV _{DSS}	R _{DS(ON),typ} .	I _D
650V	0.70Ω	10A





Package No to Scale

 $T_C{=}25\,^\circ\!\mathrm{C}$ unless otherwise specified

Cumula al	Devenueden	Value	L Incit
Symbol	Parameter	PSA10N65C	– Unit
V _{DSS}	Drain-to-Source Voltage	650	V
V_{GSS}	Gate-to-Source Voltage	±20	v
I _D	Continuous Drain Current	10	•
I _{DM}	Pulsed Drain Current at V _{GS} =10V	40	- A
E _{AS}	Single Pulse Avalanche Energy	750	mJ
Р	Power Dissipation	65	W
PD	Derating Factor above 25 °C	0.52	W/°C
TL	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300	°C
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	Max. Value PSA10N65C	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.92	°C∕W
R _{0JA} Thermal Resistance, Junction-to-Ambient		100	C/VV



Electrical Characteristics

OFF Characteristics

OFF Characteristics				$T_J = 25^{\circ}C$ unless otherwise specified			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
BV_{DSS}	Drain-to-Source Breakdown Voltage	650			V	V _{GS} =0V, I _D =250uA	
	Droin to Course Lookage Current			1		V _{DS} =650V, V _{GS} =0V	
IDSS	Drain-to-Source Leakage Current			100	uA	V _{DS} =520V, V _{GS} =0V, T _J =125℃	
1	Cate-to-Source Leakage Current			+0.1	uA	V_{GS} =+30V, V_{DS} =0V	
I _{GSS}	Gate-to-Source Leakage Current			-0.1		V _{GS} =-30V, V _{DS} =0V	

ON Characteristics

N Characteristics				$T_J = 25^{\circ}C$ unless otherwise specified		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		0.70	0.85	Ω	V _{GS} =10V, I _D =5.0A
$V_{GS(TH)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$, $I_D=250uA$
gfs	Forward Transconductance		13		S	Vds=30V,Id=5.0A

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		1360			
C _{rss}	Reverse Transfer Capacitance		13		pF	V _{GS} =0V, V _{DS} =25V,
C _{oss}	Output Capacitance		135			f=1.0MHz
Qg	Total Gate Charge		25			
Q_{gs}	Gate-to-Source Charge		7.5		nC	V _{DD} =325V, I _D =10A, V _{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		7.0			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		15			
trise	Rise Time		25			V _{DD} =325V, I _D =10A,
td(OFF)	Turn-Off Delay Time		50		ns	V _{GS} =10V Rg=9.1 Ω
t fall	Fall Time		30			



Source-Drain Body Diode Characteristics

 $T_J\!=\!25\,^\circ\!\mathrm{C}$ unless otherwise specified


Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			10	^	Integral pn-diode
I _{SM}	Pulsed Source Current ^[2]			40	A	in MOSFET
V_{SD}	Diode Forward Voltage			1.5	V	I _S =10A, V _{GS} =0V
trr	Reverse Recovery Time		430		ns	Vgs=0V
Qrr	Reverse Recovery Charge		2.2		uC	l⊧=10A, di/dt=100A/µs


Note:


- $\label{eq:constraint} \begin{array}{l} \mbox{[1]} \ T_{\mbox{J}} \mbox{=} +25\,^{\circ}\mbox{C} & \mbox{to} \ \mbox{+}150\,^{\circ}\mbox{C} & \mbox{[2]} \ \mbox{Pulse width} \mbox{=} 380\mbox{μs; duty cycle} \mbox{=} 2\%. \end{array}$



Typical Characteristics Figure 1. Maximum Transient Thermal Impedance










Test Circuits and Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit







Fig. 2.2 Switching Waveforms









Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.