

700V N-ch Planar MOSFET

General Features

- RoHS Compliant
- ightharpoonup R_{DS(ON),typ.}=1.35 Ω @V_{GS}=10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications


- Adaptor
- Charger
- SMPS Standby Power

Ordering Information

Part Number	Package	Brand
PSP06N70	TO-220	ž
PSA06N70	TO-220F	ž

Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D
700V	1.35Ω	6.0A



Package No to Scale

Absolute Maximum Ratings

 $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	PSP06N70	PSA06N70	Unit	
V_{DSS}	Drain-to-Source Voltage	700		V	
V_{GSS}	Gate-to-Source Voltage	±30			
I _D	Continuous Drain Current	6.	6.0		
I _{DM}	Pulsed Drain Current at V _{GS} =10V	24		A	
E _{AS}	Single Pulse Avalanche Energy	185		mJ	
dv/dt	Peak Diode Recovery dv/dt	5.0		V/ns	
D	Power Dissipation	100	33	W	
P _D	Derating Factor above 25℃	0.8 0.26		W/°C	
T _L	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300		°C	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150		C	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PSP06N70	PSA06N70	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.25	3.79	°C AA/
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62	100	°CM



Electrical Characteristics

OFF Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	700			V	V _{GS} =0V, I _D =250uA
I _{DSS} Drain-to-Source Leakage Current				1	^	V _{DS} =700V, V _{GS} =0V
			100	uA	V_{DS} =560V, V_{GS} =0V, T_{J} =125°C	
I _{GSS}	Gate-to-Source Leakage Current		1	+100		V _{GS} =+30V, V _{DS} =0V
				-100	nA	V _{GS} =-30V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		1.35	1.6	Ω	V _{GS} =10V, I _D =3A
V _{GS(TH)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$, $I_{D}=250uA$
gfs	Forward Transconductance		5.0		S	VDS=15V,ID=3A

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		938			V 0V
C _{rss}	Reverse Transfer Capacitance		8.2		pF	V_{GS} =0V, V_{DS} =25V, f =1.0MH $_{Z}$
C _{oss}	Output Capacitance		87.8			
Rg	Gate Resistance		1.3		Ω	Vds=0V,F=1MHz
Qg	Total Gate Charge		23.5			
Q_{gs}	Gate-to-Source Charge		4.5		nC	V_{DD} =350V, I_{D} =6A, V_{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		9.2			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		14.7			
trise	Rise Time		26			V_{DD} =350V, I_{D} =6A,
td(OFF)	Turn-Off Delay Time		68.4		ns	I _D =6A, V _{GS} =10V Rg=25 Ω
tfall	Fall Time		34.6		-	



Source-Drain Body Diode Characteristics


Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			6.0	۸	Integral pn-diode
I _{SM}	Pulsed Source Current ^[2]			24	Α	in MOSFET
V _{SD}	Diode Forward Voltage			1.5	V	I _S =6A, V _{GS} =0V
trr	Reverse Recovery Time		195		ns	Vgs=0V
Qrr	Reverse Recovery Charge		887		nC	Iϝ=6A, di/dt=100A/μs

Note:

^[1] T_J =+25°C to +150°C [2] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics







Figure 1 Maximun Forward Bias Safe Operating Area








Figure 3 Maximum Continuous Drain Current vs Case Temperature

Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impendance, Junction to Case



Typical Characteristics(Cont.)




Figure 6 Maximun Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 9 Typical Drain to Source ON Resistance vs Drain Current




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage




Figure 10 Typical Drian to Source on Resistance vs Junction Temperature



Typical Characteristics(Cont.)




Figure 11 Typical Theshold Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 16 Unclamped Inductive Switching Capability



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.