

ON Semiconductor®

FPF1320/FPF1321

IntelliMAX[™] Dual-Input Single-Output Advanced Power Switch with True Reverse-Current Blocking

Features

- DISO Load Switches
- Input Supply Operating Range: 1.5 V ~ 5.5 V
- R_{ON} 50 mΩ at V_{IN}=3.3 V Per Channel (Typical)
- True Reverse-Current Blocking (TRCB)
- Fixed Slew Rate Controlled 130 µs for < 1 µF C_{OUT}
- Isw: 1.5 A Per Channel (Maximum)
- Quick Discharge Feature on FPF1321
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:
 - Human Body Model: >6 kV
 - Charged Device Model: >1.5 kV
 - IEC 61000-4-2 Air Discharge: >15 kV
 - IEC 61000-4-2 Contact Discharge: >8 kV

Applications

- Smart phones / Tablet PCs
- Portable Devices
- Near Field Communication (NFC) Capable SIM Card Pow er Supply

Description

The FPF1320/21 is a Dual-Input Single-Output (DISO) load switch consisting of two sets of slew-rate controlled, low on-resistance, P-channel MOSFET switches and integrated analog features. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the power rails. The input voltage range operates from 1.5 V to 5.5 V to align with the requirements of low-voltage portable device power rails. FPF1320/21 performs seamless power-source transitions between two input power rails using the SEL pin with advanced break-before-make operation.

FPF1320/21 has a TRCB function to block unwanted reverse current from output to input during ON/OFF states. The switch is controlled by logic inputs of the SEL and EN pins, which are capable of interfacing directly with low-voltage control signals (GPIO).

FPF1321 has 65 Ω on-chip load resistor for output quick discharge when EN is LOW.

FPF1320/21 is available in 1.0 mm x 1.5 mm WLCSP, 6-bump, with 0.5 mm pitch. FPF1321B is available in 1.0 mm x 1.5 mm WLCSP, 6-bump, 0.5 mm pitch with backside laminate.

Ordering Information

Part Number	Top Mark	Channel	Switch Per Channel (Typ.) at 3.3 V _{IN}	Reverse Current Blocking	Output Discharge	Rise Time (t _R)	Package
FPF1320UCX	QS	DISO	50 mΩ	Yes	NA	130 µs	1.0 mm X 1.5 mm Wafer-Level Chip-
FPF1321UCX	QT	DISO	50 mΩ	Yes	65 Ω	130 µs	Scale Package (WLCSP) 6-Bumps, 0.5 mm Pitch
FPF1321BUCX	QT	DISO	50 mΩ	Yes	65 Ω	130 µs	1.0 mm X 1.5 mm Wafer-Level Chip- Scale Package (WLCSP) 6-Bumps, 0.5 mm Pitch with Backside Laminate

Application Diagram




Figure 1. Typical Application

Block Diagram




Figure 2. Functional Block Diagram (Output Discharge Path for FPF1321 Only)

Pin Configuration





Figure 3. Pin Configuration in Package View with Pin 1 Indicator



<u>Top View</u> <u>Bottom View</u>

Pin Assignments

Figure 4.

Pin Description

Pin #	Name	Description
A1	EN	Enable input. Active HIGH. There is an internal pull-down resistor at the EN pin.
B1	SEL	Input power selection inputs. See Table 1. There are internal pull-down resistors at the SEL pins.
A2	V _{IN} A	Supply Input. Input to the powerswitch A.
B2	Vout	Sw itch output
C1	GND	Ground
C2	V _{IN} B	Supply Input. Input to powerswitch B.

Table 1. Truth Table

SEL	EN	Switch A	Switch B	V _{out}	Status
LOW	HIGH	ON	OFF	V _{IN} A	V _{IN} A Selected
HIGH	HIGH	OFF	ON	V _{IN} B	V _{IN} B Selected
Х	LOW	OFF	OFF	Floating for FPF1320 GND for FPF1321	Both Switches are OFF

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameters			Max.	Unit
V_{IN}	V _{IN} A, V _{IN} B, V _{SEL} , V _{EN} , V _{OUT} to GND			6	V
Isw	Maximum Continuous Switch Current per Channel			1.5	Α
P _D	Total Power Dissipation at T _A =25°C			1.2	W
T _{STG}	Operating and Storage Junction Temperature			150	°C
Ο.,	Thermal Resistance, Junctic	n-to-Ambient		85 ⁽¹⁾	°C/W
(1 in. ² Pad of 2-oz. Copper)				110 ⁽²⁾	0/11
		Human Body Model, JESD22-A114	6.0		
	Electrostatic Discharge Capability	Charged Device Model, JESD22-C101	1.5		
ESD		Air Discharge (V _{IN} A, V _{IN} B to GND), IEC61000-4-2 System Level	15.0		kV
		Contact Discharge (V _{IN} A, V _{IN} B to GND), IEC61000-4-2 System Level	8.0		

Notes:

- 1. Measured using 2S2P JEDEC std. PCB.
- 2. Measured using 2S2P JEDEC PCB cold-plate method.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Min.	Max.	Unit
V _{IN}	Input Voltage on V _{IN} A, V _{IN} B	1.5	5.5	V
TA	Ambient Operating Temperature	-40	85	°C

Electrical Characteristics

 $V_{IN}A=V_{IN}B=1.5$ to 5.5 V, $T_{A}=-40$ to 85°C unless otherwise noted. Typical values are at $V_{IN}A=V_{IN}B=3.3$ V and $T_{A}=25$ °C.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit	
Basic Operation	on						
V _{IN} A, V _{IN} B	Input Voltage		1.5		5.5	V	
lsp	Shutdow n Current	SEL=HIGH or LOW, EN=GND, V _{OUT} =GND, V _{IN} A=V _{IN} B=5.5 V			5	μA	
la	Quiescent Current	I _{OUT} =0mA, SEL=HIGH or LOW, EN=HIGH, V _{IN} A=V _{IN} B=5.5 V		12	22	μΑ	
		$V_{\text{IN}}A=V_{\text{IN}}B=5.5 \text{ V}, \text{ l}_{\text{OUT}}=200 \text{ mA}, \\ T_{\text{A}}=25^{\circ}\text{C}$		42	60		
Ron	On-Resistance	V _{IN} A=V _{IN} B=3.3 V, l _{OUT} =200 mA, T _A =25°C		50		mΩ	
RON	On-Resistance	V _{IN} A=V _{IN} B=1.8 V, l _{OUT} =200 mA, T _A =25°C to 85°C		80		1116.2	
		V _{IN} A=V _{IN} B=1.5 V, I _{OUT} =200 mA, T _A =25°C			170		
V _{IH}	SEL, EN Input Logic High Voltage	V _{IN} A, V _{IN} B=1.5 V – 5.5 V	1.15			V	
V/-	SEL, EN Input Logic Low Voltage	V _{IN} A, V _{IN} B=1.8 V - 5.5 V			0.65	V	
VIL	SEL, EN Input Logic Low Voltage	V _{IN} A, V _{IN} B=1.5 V - 1.8 V			0.60		
V _{DROOP_OUT}	Output Voltage Droop w hile Channel Switching from Higher Input Voltage Lower Input Voltage ⁽³⁾	$V_{IN}A=3.3~V,~V_{IN}B=5~V,~Sw~itching~from~V_{IN}A \rightarrow V_{IN}B,~R_L=150~\Omega,~C_{OUT}=1~\mu F$			100	mV	
I _{SEL} /I _{EN}	Input Leakage at SEL and EN Pin				1.2	μΑ	
R _{SEL_PD} /R _{EN_PD}	Pull-Down Resistance at SEL or EN Pin			7		MΩ	
R _{PD}	Output Pull-Down Resistance	SEL=HIGH or LOW, EN=GND, IFORCE=20 mA, TA=25°C, FPF1321		65		Ω	
True Reverse	Current Blocking		•				
V _{T_RCB}	RCB Protection Trip Point	V _{OUT} - V _{IN} A or V _{IN} B		45		mV	
V _{R_RCB}	RCB Protection Release Trip Point	V _{IN} A or V _{IN} B -V _{OUT}		25		mV	
I _{RCB}	V _{IN} A or V _{IN} B Current During RCB	V _{OUT} =5.5 V, V _{IN} A or V _{IN} B=Short to GND		9	15	μA	
t _{RCB_ON}	RCB Response Time when Device is ON ⁽³⁾	$V_{IN}A$ or $V_{IN}B=5$ V, $V_{OUT}V_{INA,B}=100$ mV		5		μs	

Electrical Characteristics (Continued)

 $V_{IN}A=V_{IN}B=1.5$ to 5.5 V, $T_{A}=-40$ to 85°C unless otherwise noted. Typical values are at $V_{IN}A=V_{IN}B=3.3$ V and $T_{A}=25$ °C.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit		
Dynamic Cha	Dynamic Characteristics							
t _{DON}	Turn-On Delay(4)	V _{IN} A or V _{IN} B=3.3 V, R _L =150 Ω,		120		μs		
t _R	V _{OUT} Rise Time ⁽⁴⁾	C _L =1 µF, T _A =25°C, SEL: HIGH,		130		μs		
t _{ON}	Turn-On Time ⁽⁶⁾	EN: LOW → HIGH		250		μs		
t _{DOFF}	Turn-Off Delay(4)	V _{IN} A or V _{IN} B=3.3 V, R _L =150 Ω,		15		μs		
t _F	V _{OUT} Fall Time ⁽⁴⁾	C _L =1 µF, T _A =25°C, SEL: HIGH,		320		μs		
toff	Turn-Off Time(7)	EN: HIGH → LOW		335		μs		
t _{DOFF}	Turn-Off Delay (4,5)	$V_{IN}A$ or $V_{IN}B=3.3$ V, $R_L=150$ Ω ,		6		μs		
t _F	V _{OUT} Fall Time ^(4,5)	C _L =1 μF, T _A =25°C, SEL: HIGH, EN: HIGH → LOW,		110		μs		
t _{OFF}	Turn-Off Time ^(5,7)	Output Discharge Mode, FPF1321		116		μs		
t _{TRANR}	Transition Time LOW → HIGH ⁽⁴⁾	$V_{IN}A=3.3 \text{ V}, V_{IN}B=5 \text{ V},$ Sw itching from $V_{IN}A \rightarrow V_{IN}B$,		3		μs		
tslh	Sw itch-Over Rising Delay (4)	SEL: LOW \rightarrow HIGH, EN: HIGH, R _L =150 Ω , C _L =1 μ F, T _A =25°C		1		μs		
t _{TRANF}	Transition Time HIGH → LOW ⁽⁴⁾	V _{IN} A=3.3 V, V _{IN} B=5 V, Sw itching from VINB → V _{IN} A,		45		μs		
tshl	Sw itch-Over Falling Delay ⁽⁴⁾	SEL: HIGH \rightarrow LOW, EN: HIGH, R _L =150 Ω , C=1 μ F, T _A =25°C		5		μs		

Notes:

- 3. This parameter is guaranteed by design and characterization; not production tested.
- 4. tDON/tDOFF/tR/tF/tTRANR/tTRANF/tSLH/tSHL are defined in Figure 5.
- 5. FPF1321 output discharge is enabled during off.
- 6. $t_{ON}=t_R + t_{DON}$.
- 7. $t_{OFF}=t_F+t_{DOFF}$.




Figure 5. Dynamic Behavior Timing Diagram




Figure 6. Supply Current vs. Temperature




Figure 8. Shutdown Current vs. Temperature




Figure 10. Ron vs. Temperature




Figure 7. Supply Current vs. Supply Voltage




Figure 9. Shutdown Current vs. Supply Voltage




Figure 11. Ron vs. Supply Voltage




Figure 12. V_{IL} vs. Temperature




Figure 13. V_{IL} vs. Supply Voltage




Figure 14. V_{IH} vs. Temperature




Figure 15. VIH vs. Supply Voltage




Figure 16. $V_{IH} / V_{IL} vs.$ Supply Voltage




Figure 17. R_{SEL_PD} and R_{EN_PD} vs. Temperature




Figure 18. R_{SEL_PD} and R_{EN_PD} vs. Supply Voltage




Figure 19. t_{DON} and t_{DOFF} vs. Temperature




Figure 20. t_R and t_F with FPF1320 vs. Temperature




Figure 21. t_R and t_F with FPF1321 vs. Temperature




Figure 22. Transition Time vs. Temperature




Figure 23. Switch Over Time vs. Temperature




Figure 24. TRCB Trip and Release vs. Temperature




Figure 25. IRCB vs. Temperature




Figure 26. RPD with FPF1321 vs. Temperature




Figure 27. Turn-On Response (V_{IN}A=3.3 V, C_{IN}=1 μ F, C_{OUT}=1 μ F, R_L=150 Ω , SEL=LOW)




Figure 28. Turn-Off Response with FPF1320 (V_{IN}A=3.3 V, C_{IN}=1 μ F, C_{OUT}=1 μ F, R_L=150 Ω , SEL=LOW)





Figure 29. Turn-Off Response with FPF1321 ($V_{IN}A=3.3~V,~C_{IN}=1~\mu F,~C_{OUT}=1~\mu F,~R_L=150~\Omega,~SEL=LOW$)







Figure 30. Power Source Transition from 3.3 V to 5 V Figure 31. Power Source Transition from 5 V to 3.3 V ($V_{IN}A=3.3 \text{ V}$, $V_{IN}B=5 \text{ V}$, $C_{IN}=1 \text{ }\mu\text{F}$, $C_{OUT}=1 \text{ }\mu\text{F}$, $C_{IN}=1 \text{ }\mu\text{F}$, C_{I






Figure 32. TRCB During Off ($V_{IN}A=V_{IN}B=Floating$, $V_{OUT}=5V$, $C_{IN}=1~\mu F$, $C_{OUT}=1~\mu F$, EN=LOW, No RL)

Figure 33. TRCB During On (V $_{IN}$ A=5 V, V $_{OUT}$ =6 V, C $_{IN}$ =1 $_{\mu}F$, C $_{OUT}$ =1 $_{\mu}F$, EN=HIGH, No RL)

Operation and Application Description

The FPF1320 and FPF1321 are dual-input single-output pow er multiplexer sw itches w ith controlled turn-on and seamless pow er source transition. The core is a 50 m Ω P-channel MOSFET and controller capable of functioning over a wide input operating range of 1.5 V to 5.5 V per channel. The EN and SEL pins are active-HIGH, GPIO/CMOS-compatible input. They control the state of the sw itch and input pow er source selection, respectively. TRCB functionality blocks unwanted reverse current during both ON and OFF states when higher $V_{\rm OUT}$ than $V_{\rm IN}$ A or $V_{\rm IN}$ B is applied. FPF1321 has a 65 Ω output discharge path during off.

Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into a discharged load capacitor; a capacitor must be placed between the $V_{IN}A$ or $V_{N}B$ pins to the GND pin. At least 1 μF ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher-value C_{IN} can be used to reduce more the voltage drop.

Inrush Current

Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew rate control capability, as expressed by:

$$I_{\mathit{INRUSH}} = C_{\mathit{OUT}} \times \frac{V_{\mathit{IN}} - V_{\mathit{INITIAL}}}{t_{\mathit{R}}} + I_{\mathit{LOAD}} \tag{1}$$

w here:

C_{OUT}: Output capacitance;

t_R: Slew rate or rise time at V_{OUT};

V_{IN}: Input voltage, V_{IN}A or V_{IN}B;

VINITIAL: Initial voltage at COUT, usually GND; and

ILOAD: Load current.

Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems.

FPF1320/1 has a 130 μs of slew rate capability under 3.3 V_{IN} at 1 μF of C_{OUT} and 150 Ω of R_L so inrush current and input voltage drop can be minimized.

Power Source Selection

Input power source selection can be controlled by the SEL pin. When SEL is LOW, output is powered from $V_{IN}A$ while SEL is HIGH, $V_{IN}B$ is powering output. The SEL signal is ignored during device OFF.

Output Voltage Drop during Transition

Output voltage drop usually occurs during input power source transition period from low voltage to high voltage. The drop is highly dependent on output capacitance and load current.

FPF1320/1 adopts an advanced break-before-make control, which can result in minimized output voltage drop during the transition time.

Output Capacitor

Capacitor C_{OUT} of at least 1 μF is highly recommended between the V_{OUT} and GND pins to achieve minimized output voltage drop during input power source transition. This capacitor also prevents parasitic board inductance.


True Reverse-Current Blocking

The true reverse-current blocking feature protects the input source against current flow from output to input regardless of whether the load switch is on or off.

Board Layout


For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effect that parasitic trace inductance on normal and short-circuit operation. Wide traces or large copper planes for power pins ($V_{IN}A$, $V_{N}B$, V_{OUT} and GND) minimize the parasitic electrical effects and the thermal impedance.

Physical Dimensions



NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 1994.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 582 MICRONS ±43 MICRONS (539-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC006AFrev2.



⊕ Ø0.005 © C A B Ø0.315 +/- .025

Figure 34. 6-Ball, 1.0 x 1.5 mm, Wafer-Level Chip-Scale Package (WLCSP)

Product-Specific Dimensions

0.50

Product	D	E	Х	Υ
FPF1320UCX	1460 μm ±30 μm	960 μm ±30 μm	230 µm	230 μm
FPF1321UCX	1460 μm ±30 μm	960 μm ±30 μm	230 µm	230 µm
FPF1321BUCX	1460 μm ±30 μm	960 μm ±30 μm	230 µm	230 µm

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onse.mi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employe

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. Amer ic an Technical Support: 800-282-9855 Toll Free

JSA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative