

# **MXD8533B**

0.4~3.8GHz 3xSPST Antenna Tuning Switch

The MXD8533B is a CMOS silicon-on-insulator (SOI), three single-pole, single-throw (3xSPST) switch. The high linearity and ruggedness performance and extremely low  $R_{ON}$  and  $C_{OFF}$  makes the device an ideal choice for GSM/WCDMA/LTE handset antenna tuning application.

The MXD8533B 3xSPST switch is provided in a compact 1.75mm x 1.66mm x 0.37mm package. A functional block diagram, the pin configuration and package are shown in Figure 1. Signal pin assignments and functional pin descriptions are provided in Table 1.

# Applications

- GSM/WCDMA/LTE band and mode switching
- Antenna tuning switching

maxscend

### **Features**

- Broadband frequency range: 0.4 to 3.8 GHz
- Input 0.1dB Compression Point: 48dBm
- RFFE serial control interface
- No DC blocking capacitors required
- Ultra small package, LGA 11-pin (1.75mm x 1.66mm x 0.37mm), MSL1



Figure 1 Functional Block Diagram

#### MXD8533B Rev1.5

This document contains information that is confidential and proprietary to Maxscend Microelectronics Company, Ltd. (Maxscend) and may not be reproduced in any form without express written consent of Maxscend. No transfer or licensing of technology is implied by this document.

#### Page 1 / 13

# Description

# **Function Characteristics**



Figure 2 Application Circuit

### **Table 1 Pin Descriptions**

NO.	Name	Description	NO.	Name	Description
A1	RF1	RF Port1	B5	GNDF	RF Ground
A3	RF2	RF Port2	C1	VDD	DC Supply Voltage
A5	RF3	RF Port3	C2	VIO	Supply Voltage for MIPI
B1	GNDA	Analog Ground	C4	SCL	MIPI Clock
B2	USID	Unique Salve ID	C5	SDA	MIPI Data Input/output
B4	GNDF	RF Ground			

### Table 2 Register\_0[7:0] (MIPI Data) for RF Operating Mode

State	Mode		Register_0						
		D7	D6	D5	D4	D3	D2	D1	D0
1	All On	0	0	0	0	0	1	1	1
2	RF1 On	0	0	0	0	0	1	0	0
3	RF2 On	0	0	0	0	0	0	1	0
4	RF3 On	0	0	0	0	0	0	0	1
5	RF1+RF2 On	0	0	0	0	0	1	1	0
6	RF1+RF3 On	0	0	0	0	0	1	0	1
7	RF2+RF3	0	0	0	0	0	0	1	1
8	All Off	0	0	0	0	0	0	0	0

Maxscend 77 Page 2 / 13 MXD8533B: Rev1.5 Copyright @2018 Maxscend Microelectronics Company, Ltd. All rights reserved. Maxscend Confidential

# **Electrical Characteristics**

		-				
Parameter	Symbol	Min	Max	Unit		
DC Supply Voltage	V <sub>DD</sub>	-0.3	3.6			
Supply Voltage for MIPI	V <sub>IO</sub>	-0.3	+2.5	v		
MIPI Control Voltage(SDA, SCL)	Vı	-0.3	+2.5			
RF Input Peak Power(VSWR 1:1,20% DC)	P <sub>IN</sub>		+48.5	dBm		
Device Operating Temperature	Тор	-40	+90	° <b>c</b>		
Device Storage Temperature	T <sub>stg</sub>	-55	+150	τ. L		
Electrostatic Discharge						
Human Body Model (HBM), Class 1C	V <sub>ESD(HBM)</sub>	1000		, y		
Charged Device Model (CDM), Class III	V <sub>ESD(CDM)</sub>	500		V		

#### **Table 3 Absolute Maximum Ratings**

### Notice

Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

### **Table 4 Recommended Operating Conditions**

Parameter	Symbol	MIN	ТҮР	MAX	Unit
Operating Frequency	F₀	0.4		3.8	GHz
DC Supply Voltage	V <sub>DD</sub>	1.7	2.8	3.3	
Power Supply for MIPI	V <sub>IO</sub>	1.62	1.8	1.98	v
MIPI Control Voltage(SDA, SCL) High	ViH	0.8*VIO	VIO	VIO	v
MIPI Control Voltage(SDA, SCL) Low	VIL	0	0	0.3	



Page 3 / 13

MXD8533B: Rev1.5

Parameter	Symbol	S	pecificatio	on	Unit	Condition		
		MIN	ТҮР	MAX				
Normal Condition V <sub>DD</sub> =2.8V, V <sub>ID</sub> =1.8V, V <sub>IH</sub> =1.8V, V <sub>IL</sub> =0V, P <sub>IN</sub> =0dBm, Z <sub>D</sub> =50Ω, T <sub>A</sub> =25°C, Unless Otherwise Stated								
DC Performances								
DC Supply Current	IDD		100	200	μA			
Current on VIO	I <sub>IO</sub>		5	10	μA			
		Т	iming Per	formance	es			
Switching Speed	Tsw		15	25	μs	End of MIPI Command to 90%/10% RF		
Startup Time	T <sub>ON</sub>		30		μs	MIPI Low Power State to any RF		
			RF Perfor	rmances				
		40	45			F₀=0.8 to 1.0GHz		
Isolation	100	35	38		-UD	F₀=1.0 to 2.2GHz		
(All off mode, RFx to RFy)	150	33	36		uв	F₀=2.2 to 3.0GHz		
		29	32			F₀=3.4 to 3.8GHz		
On Resistance	R <sub>on</sub>		1.9	2.0	Ω	Switch on Path @DC		
OFF Capacitance	COFF		100	120	fF	Switch off Path @500MHz		
Input 0.1dB Compression Point	P <sub>0.1dB</sub>		+48		dBm	F₀=950MHz, 20% DC		
Peak RF Operating Voltage	V <sub>RF</sub>		80		v	F₀=950MHz, until 3F₀ Nonlinear Isolation Mode		
LTE TV Harmonia	2F0	-70	-85		dBm	E = 700 to 2700MU= @1204Dm		
	3F₀	-70	-85		dBm	F <sub>0</sub> =700 to 2700MH2 @+260BM		
	2F <sub>0</sub>	-55	-65		dBm			
	3F <sub>0</sub>	-55	-65		dBm	F₀=624 to 915MID2 @+350DIII		
CSM UP Hormonia	2F <sub>0</sub>	-55	-65		dBm	E =1710 to 2000MU- @122dBm		
	3F₀	-55	-65		dBm	F₀=1710 to 2090MHZ @+330BM		
2nd Order Intermodulation	IMD2	-105	-115		dBm	Reference to Table 6		
3rd Order Intermodulation	IMD3	-105	-115		dBm	Reference to Table 7		

### Table 5 Nominal Operating Parameters



Page 4 / 13

MXD8533B: Rev1.5

Band	In-band Frequency	CW C	arrier	CW Interferer		
	MHz	MHz	dBm	MHz	dBm	
1 Low	2140	1950	+20	190	-15	
1 High	2140	1950	+20	4090	-15	
5 Low	881.5	836.5	+20	45	-15	
5 High	881.5	836.5	+20	1718	-15	

### Table 6 IMD2 Test Conditions

#### Table 7 IMD3 Test Conditions

Band	In-band Frequency	cw c	arrier	CW Interferer		
	MHz	MHz	dBm	MHz	dBm	
1 LOW	2140	1950	+20	1760	-15	
5 HIGH	881.5	836.5	+20	791.5	-15	



Page 5 / 13

MXD8533B: Rev1.5

### **MIPI Read and Write Timing**

MIPI supports the following Command Sequences:

- Register Write
- Register Read
- Register\_0 Write

Figure 3 and Figure 4 illustrate the timing diagrams for register write command sequence and read command sequence, respectively. Figure 5 describes the Register\_0 write command sequence.

Other information such as MIPI USID programming sequences, MIPI bus specifications, etc. can be referred to the MIPI Alliance Specification for RF Front-End Control Interface (RFFE), V1.10 (26 July 2011) and the subsequent versions.

In the below timing figures, SA[3:0] is the slave address. A[4:0] denotes the register address. D[7:0] means the data. "P" is a parity bit.





MXD8533B: Rev1.5



Figure 4 Register Read Command Sequence

## **Register\_0 Write Command Sequence**

Figure 5 shows the Register\_0 Write Command Sequence. The Command Sequence starts with an SSC, followed by the Register 0 Write Command Frame containing the Slave address, a logic '1' (to denote the command type and address), and a 7-bit word to be written into Register 0. The Command Sequence ends with a Bus Park Cycle



Figure 5 Register\_0 Write Command Sequence



Page 7 / 13

MXD8533B: Rev1.5

# **Register Definition**

Register Address	Register Name	Data Bits	R/W	Function	Description	Default	AST_ID support	Trigger support
0x0000	REGISTER_0	7:0	R/W	RF Control	Register_0 truth Table: Table 2	0x00	No	Yes
		7	R/W	SOFTWARE RESET	0: Normal operation 1: Software reset Note: On software reset, this register and all configurable registers are reset except for USID, GSID, and PM_TRIG.	060	Νο	No
		6	R/W	COMMAND_FR AME_PARITY_ ERR	Command Frame with parity error	060	No	No
		5	R/W	COMMAND_LE NGTH_ERR	Command Sequence with incorrect length	0b0	No	No
0x001A	RFFE_STATU S	4	R/W	ADDRESS_FRA ME_PARITY_E RR	Address Frame with parity error	060	No	No
-	3	R/W	DATA_FRAME_ PARITY_ERR	Data Frame with parity error	0b0	No	No	
		2	R/W	READ_UNUSE D_REG	Read Command Sequence to an invalid address	0b0	No	No
		1	R/W	WRITE_UNUSE D_REG	Write Command Sequence to an invalid address	0b0	No	No
		0	R/W	BID_GID_ERR	Read Command Sequence with a BSID or GSID Note: Reading this register resets this register.	060	No	No
0v001B	GROUP SID	7:4	R	RESERVED		0x0	No	No
0.0018		3:0	R/W	GSID	Group Slave ID	0x0	No	No
0x001C	PM_TRIG	7:6	R/W	PWR_MODE	00: Normal Operation (ACTIVE) 01: Reset all registers to default settings (STARTUP) 10: Low power (LOW POWER) 11: Reserved Note: Write PWR_MODE[1:0]=0b01 will reset all register, and then automatically put the device into ACTIVE state.	0Ь00	Yes	No
		5	R/W	Trigger_Mask_ 2	If this bit is set, trigger 2 is disabled	0b0	No	No

### Table 8 Register definition table



### Page 8 / 13

MXD8533B: Rev1.5

### 0.4~3.8GHz 3xSPST Antenna Tuning Switch

### MIPI Operating Mode

Register Address	Register Name	Data Bits	R/W	Function	Description	Default	BROADC AST_ID support	Trigger support
		4	R/W	Trigger_Mask_ 1	If this bit is set, trigger 1 is disabled	0b0	No	No
		3	R/W	Trigger_Mask_ 0	If this bit is set, trigger 0 is disabled Note: When all triggers are disabled, writing to a register that is associated with trigger 0, 1, or 2, causes the data to go directly to the destination register.	0Ь0	No	No
		2	w	Trigger_2	A write of a one to this bit loads trigger 2's registers	0b0	Yes	No
		1	w	Trigger_1	A write of a one to this bit loads trigger 1's registers	0b0	Yes	No
		0	w	Trigger_0	A write of a one to this bit loads trigger O's registers Note: Trigger processed immediately then cleared. Trigger 0, 1, and 2 will always read as 0.	060	Yes	No
0x001D	PRODUCT_ID	7:0	R	PRODUCT_ID	Product Number	0x34	No	No
0x001E	MANUFACTU RER_ID	7:0	R	MANUFACTUR ER_ID[7:0]	Lower eight bits of MIPI registered Manufacturer ID	0x81	No	No
		7:6	R	RESERVED		0b00	No	No
		5:4	R	MANUFACTUR ER_ID[9:8]	Upper two bits of MIPI registered Manufacturer ID	0b11	No	No
0x001F	MAN_USID	3.0	DAM	licip	User Identification, with USID tied to GND	0x6	No	No
		5.0		USID	User Identification, with USID floated	0x7	No	No
					User Identification, with USID tied to VIO	0x9	No	No
	C							



Page 9 / 13

MXD8533B: Rev1.5

### **Power On and Off Sequence**

Here is the recommendation for power-on and power-off sequence in order to avoid damaging to the device.

#### **Power On**

- 1) Apply voltage supply VDD
- 2) Apply logic supply VIO
- 3) Wait 30µs or longer and then apply MIPI bus signals SCL and SDA
- 4) Wait 25µs or longer after MIPI bus goes idle and then apply the RF Signal

#### **Power Off**

- 1) Remove the RF Signal
- 2) Remove MIPI bus SCL and SDA
- 3) Remove logic supply VIO
- 4) Remove voltage supply VDD



#### Figure 6 Power On and Off Sequence

#### Notice

- VIO can also be applied to the device before VDD or removed after VDD.
- It is important not to send any SDA until a 10us or longer waiting time following the VDD and VIO startup to ensure corrective data transmission.
- Operations of SDA or SCL are strictly prohibited during RF On period so as to prevent the device being damaged.
- The minimum time between a power up and power down sequence (and vice versa) shall be 100us or longer.

Maxscend 77	Page 10 / 13	MXD8533B: Rev1.5
Сору	ight @2018 Maxscend Microelectronics Company, Ltd. All ri Maxscend Confidential	ghts reserved.



# **Package Outline Dimensions**



Page 11 / 13

MXD8533B: Rev1.5

### **Marking Specification**



Figure 8 Marking Specification (Top View)

# **Tape and Reel Dimensions**



SYMBOL	<b>A</b> 0	<b>B</b> 0	<b>K</b> 0	<b>P</b> 0	<b>P</b> 1	<b>P</b> 2
SPEC	1.81±0.05	1. 90 <b>±</b> 0. 05	0. 51 <b>±</b> 0. 05	4. 00 <b>±</b> 0. 10	4. 00 <u>±</u> 0. 10	2.00 <b>±</b> 0.05
SYMBOL	т	Е	F	<b>D</b> 0	<b>D</b> 1	W
SPEC	0. 20 <u>±</u> 0. 02	1.75±0.10	3.50±0.05	1.55 <b>±</b> 0.05	0.8±0.1	8. $00^{+0.3}_{-0.1}$

maxscend 🎾

- 3.camber not to exceed 1mm in 250mm;
- 4.all dimension should met the requirements of EIA-481-E 5.点量标识"Δ"每间隔10个口袋标识1次。

### Figure 9 Tape and Reel Dimensions

Page 12 / 13

#### MXD8533B: Rev1.5

Copyright @2018 Maxscend Microelectronics Company, Ltd. All rights reserved.

### **Reflow Chart**



Figure 10 Recommended Lead-Free Reflow Profile

	Table 9	Reflow	Chart	Parameters
--	---------	--------	-------	------------

Reflow Profile	Parameter	
Preheat Temperature(TS <sub>MIN</sub> to TS <sub>MAX</sub> )	150°C to 200°C	
Preheat Time(ts)	60 to 180 Seconds	
Ramp-Up Rate(TS <sub>MAX</sub> to T <sub>P</sub> )	3°C/s MAX	
Time Above T <sub>L</sub> 217°C(t <sub>L</sub> )	60 to 150 Seconds	
Peak Temperature(T <sub>P</sub> )	260°C	
Time within 5℃ of Peak Temperature(t <sub>P</sub> )	20 to 40 Seconds	
Ramp-Down Rate(TS <sub>MAX</sub> to T <sub>P</sub> )	6°C/s MAX	
Time for 25°C to Peak Temperature(t <sub>25-TP</sub> )	8 Minutes MAX	

# **ESD Sensitivity**

Integrated circuits are ESD sensitive and can be damaged by static electric charge. Proper ESD protection techniques should be applied when devices are operated.

# **RoHS Compliant**

This product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) and polybrominated diphenyl ethers (PBDE), and are considered RoHS compliant.

maxscend 🏹	Page 13 / 13	MXD8533B: Rev1.5
	Copyright @2018 Maxscend Microelectronics Company, Ltd. All rig	hts reserved.
	Maxscend Confidential	