



## 300mA, Ultra-low noise, Small Package Ultra-Fast CMOS LDO Regulator

### General Description

The LP3992 is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3992 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. The LP3992 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3992 consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. It is available in the 5-lead of SOT23-5 and TSOT23-5 packages.

### Order Information

LP3992	□ □ □ □ □	
		F: Pb-Free
		Package Type
		B3: SOT23-3
		B5: SOT23-5
		J5: TSOT23-5
		Output Type
		12: 1.2V
		15: 1.5V
		18: 1.8V
		25: 2.5V
		28: 2.8V
		30: 3.0V
		33: 3.3V
		36: 3.6V
		50: 5.0V


### Features

- ◆ Ultra-Low-Noise for RF Application
- ◆ 2.5V- 5.5V Input Voltage Range
- ◆ Low Dropout : 220mV @ 300mA
- ◆ 1.2V, 1.5V, 1.8V, 2.5V, 2.8V,3.0V,3.3V, 3.6V and 5V Fixed
- ◆ 300mA Output Current
- ◆ High PSSR:-76dB at 1KHz
- ◆ < 0.01uA Standby Current When Shutdown
- ◆ Available in SOT23-5 and TSOT23-5 Package
- ◆ TTL-Logic-Controlled Shutdown Input
- ◆ Ultra-Fast Response in Line/Load transient
- ◆ Current Limiting and Thermal Shutdown Protection
- ◆ Quick start-up (typically 50uS)

### Applications

- ◇ Portable Media Players/MP3 players
- ◇ Cellular and Smart mobile phone
- ◇ LCD
- ◇ DSC Sensor
- ◇ Wireless Card

### Typical Application Circuit





## Marking Information

Device	Marking	Package	Shipping
LP3992-12B5F	LPS	SOT23-3	3K/REEL
	1BYWX	SOT23-5	
		TSOT23-5	
LP3992-15B5F	LPS	SOT23-3	3K/REEL
	1NYWX	SOT23-5	
		TSOT23-5	
LP3992-18B5F	LPS	SOT23-3	3K/REEL
	1CYWX	SOT23-5	
		TSOT23-5	
LP3992-25B5F	LPS	SOT23-3	3K/REEL
	1DYWX	SOT23-5	
		TSOT23-5	

Device	Marking	Package	Shipping
LP3992-28B5F	LPS	SOT23-3	3K/REEL
	1HYWX	SOT23-5	
		TSOT23-5	
LP3992-30B5F	LPS	SOT23-3	3K/REEL
	1GYWX	SOT23-5	
		TSOT23-5	
LP3992-33B5F	LPS	SOT23-3	3K/REEL
	1EYWX	SOT23-5	
		TSOT23-5	

Y: Y is year code. W: W is week code. X: X is series number.

## Functional Pin Description


Package Type	Pin Configurations
TSOT23-5 SOT-23-5 SOT-23-3	<p>Top View</p> <p>Top View</p> <p>TSOT23-5/SOT-23-5</p> <p>SOT-23-3</p>

## Pin Description

Pin		Name	Description
SOT23-5	SOT23-3		
1	3	VIN	Power Input Voltage.
2	1	GND	Ground.
3		EN	Chip Enable (Active High).
4		NC	No Connection.
5	2	VOUT	Output Voltage.



### Function Diagram



### Absolute Maximum Ratings

- ◇ Supply Input Voltage ----- 6.5V
- ◇ Other Pin Voltage ----- -0.3V to VIN+0.3V
- ◇ Power Dissipation, PD @ TA = 25°C -----
- ◇ T/SOT23-5 ----- 500mW
- ◇ SOT23-3 ----- 500mW
- ◇ Package Thermal Resistance -----
- ◇ Thermal Resistance(SOT23-5/SOT23) (JA) ----- 195°C/W
- ◇ Thermal Resistance(SOT23-5/SOT23) (JC) ----- 60°C/W
- ◇ Maximum Junction Temperature ----- 150°C
- ◇ Maximum Soldering Temperature (at leads, 10 sec) ----- 260°C
- ◇ Storage Temperature Range ----- -65°C to 165°C

#### ESD Susceptibility

- ◇ HBM (Human Body Mode) ----- 2kV
- ◇ MM(Machine-Mode) ----- 200V

#### Recommended Operating Conditions

- ◇ Supply Input Voltage ----- 2.5V to 5.5V
- ◇ EN Input Voltage ----- 0V to Vin+0.3V
- ◇ Operation Junction Temperature Range ----- -40°C to 125°C
- ◇ Operation Ambient Temperature Range ----- -40°C to 85°C



## Electrical Characteristics


(LP3992-33B5F,  $V_{IN} = V_{OUT} + 1V$ ,  $C_{IN} = C_{OUT} = 1\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ.	Max	Units
Output Voltage Accuracy		$\Delta V_{OUT}$	$I_{OUT} = 1mA$	-3	--	+3	%
Output Voltage		$V_{OUT}$	$I_{OUT} = 1mA$		3.33		V
Output Loading Current		$I_{LOAD}$	$V_{EN}=V_{IN}, V_{IN}>2.5V$	300			mA
Current Limit		$I_{LIM}$	$R_{LOAD} = 1\Omega$	420	450		mA
Quiescent Current		$I_Q$	$V_{EN} \geq 1.2V, I_{OUT} = 0mA$		75	130	$\mu A$
Dropout Voltage		$V_{DROP}$	$I_{OUT} = 200mA, V_{OUT} > 2.8V$		130	200	mV
			$I_{OUT} = 300mA, V_{OUT} > 2.8V$		220	300	
Line Regulation		$\Delta V_{LINE}$	$V_{IN} = (V_{OUT} + 1V)$ to 5.5V, $I_{OUT} = 50mA$			0.2	%/V
Load Regulation		$\Delta_{LOAD}$	$1mA < I_{OUT} < 300mA$			2	%/A
Standby Current		$I_{STBY}$	$V_{EN} = GND$ , Shutdown		0.01	1	$\mu A$
EN Input Bias Current		$I_{IBSD}$	$V_{EN} = 3V$		1.5	3.5	$\mu A$
EN Threshold	Logic-Low Voltage	$V_{IL}$	$V_{IN} = 3V$ to 5.5V, Shutdown			0.4	V
	Logic-High Voltage	$V_{IH}$	$V_{IN} = 3V$ to 5.5V, Start-Up	1.4		$V_{IN} + 0.3$	
Output Noise Voltage			10Hz to 100kHz, $I_{OUT} = 200mA$ , $C_{OUT} = 1\mu F$		300		$\mu VRMS$
Power Supply Rejection Rate	$f = 1kHz$		$C_{OUT} = 1\mu F$ , $I_{OUT} = 100mA$		-76		dB
	$f = 10kHz$				-65		
Thermal Shutdown Temperature		TSD			150		$^\circ C$




## Typical Operating Characteristics


### Output Voltage Vs. Temperature




### Quiescent Current Vs. Temperature



### Dropout Voltage Vs. Load Current



### PSRR





## Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3992 must be carefully selected for regulator stability and performance. Using a capacitor whose value is  $> 1\mu\text{F}$  on the LP3992 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3992 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least  $1\mu\text{F}$  with ESR is  $> 25\text{m}\Omega$  on the LP3992 output ensures stability. The LP3992 still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the LP3992 and returned to a clean analog ground.

### Start-up Function Enable Function

The LP3992 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.4 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For protecting the system, the LP3992 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

### Thermal Considerations

Thermal protection limits power dissipation in LP3992. When the operation junction temperature exceeds  $150^\circ\text{C}$ , the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by  $25^\circ\text{C}$ . For continue operation, do not exceed absolute maximum operation junction temperature  $125^\circ\text{C}$ .

The power dissipation definition in device is:

$$PD = (VIN - VOUT) \times I_{OUT} + VIN \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient.

The maximum power dissipation can be calculated by following formula:

$$PD(\text{MAX}) = (T_J(\text{MAX}) - T_A) / \theta_{JA}$$

Where  $T_J(\text{MAX})$  is the maximum operation junction temperature  $125^\circ\text{C}$ ,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3992, where  $T_J(\text{MAX})$  is the maximum junction temperature of the die ( $125^\circ\text{C}$ ) and  $T_A$  is the maximum ambient temperature. The junction to ambient thermal resistance ( $\theta_{JA}$  is layout dependent) for SOT23-5 package is  $195^\circ\text{C}/\text{W}$ .


$$PD(\text{MAX}) = (125^\circ\text{C} - 25^\circ\text{C}) / 195 = 500\text{mW}$$

The maximum power dissipation depends on operating ambient temperature for fixed  $T_J(\text{MAX})$  and thermal resistance  $\theta_{JA}$ .



### Packaging Information

SOT23-5




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.356	0.559	0.014	0.022
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-5 Surface Mount Package



TSOT23-5




SYMBOLS	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.00	-	0.039
A1	0.00	0.15	0.000	0.006
D	2.90		0.114	
E1	1.60		0.063	
E	2.60	3.00	0.102	0.118
L	0.30	0.60	0.012	0.024
b	0.30	0.50	0.012	0.020
e	0.95		0.037	





SOT23-3



Symbol	MIN(mm)	MAX(mm)	Symbol	MIN(mm)	MAX(mm)
<b>A</b>	2.82	3.02	<b>D1</b>	0.40	0.50
<b>A1</b>	0.90	1.00	<b>D2</b>	0.254TYP	
<b>A2</b>	0.35	0.45	<b>D3</b>	<b>0.60</b>	<b>0.70</b>
<b>B</b>	1.52	1.72	<b>θ</b>	9° TYP4	
<b>B1</b>	2.80	3.00	<b>θ1</b>	10° TYP4	
<b>B2</b>	0.119	0.135	<b>θ2</b>	0° ~ 8°	
<b>C</b>	1.05	1.15	<b>θ3</b>	6° TYP	
<b>C1</b>	0.03	0.13	<b>R</b>	<0.2TYP4	
<b>C2</b>	0.60	0.70	<b>R1</b>	0.08TYP	
<b>D</b>	0.03	0.13	<b>R2</b>	0.08TYP	