



# Multi-Mode Primary-Side Regulation (PSR) CV/CC Controller

Parameters Subject to Change Without Notice

#### DESCRIPTION

JW1502 is a high performance Primary Side Regulation (PSR)controller with high precision CV/CC control ideal for charger applications. The IC can also support Quasi-Resonant (QR) Buck constant current topology for LED lighting if SEL pin is short to GND.

In CV mode, JW1502adopts Multi Mode Control which uses the hybrid of AM (Amplitude Modulation) mode and (Frequency Modulation) FM mode to improve system efficiency and reliability. In CC mode, the IC uses PFM control with line and load CC compensation. The IC can achieve audio noise free operation and optimized dynamic response. The built-in Cable Drop Compensation (CDC) function can provide excellent CV performance.

JW1502 integrates functions and protections of Under Voltage Lockout (UVLO), VDD over Voltage Protection (VDD OVP), Cycle-by-cycle Current Limiting (OCP), Short Load Protection (SLP), Gate Clamping, and VDD Clamping.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.

#### **FEATURES**

- Multi-Mode PSR Control
- Audio Noise Free Operation for PSR
- Optimized Dynamic Response for PSR
- Low Standby Power <70mW</li>
- ±4% CC and CV Regulation
- Programmable Cable Drop Compensation (CDC) in PSR CV Mode
- Built-in AC Line & Load CC Compensation
- Build in Protections:

Short Load Protection (SLP)

On-Chip Thermal Shutdown (OTP)

Cycle-by-Cycle Current Limiting

Leading Edge Blanking (LEB)

Pin Floating Protection


VDD UVLO, OVP & Clamp

SOT23-6 package

#### APPLICATIONS

- Battery Chargers for Cellular Phones
- AC/DC Power Adapter

#### **TYPICAL APPLICATION**




#### ORDER INFORMATION

	LEAD EDGE GINIGH TARE AND DEGL		DACKACE	TOP		
LEAD FR	LEAD FREE FINISH	TAPE AND REEL	PACKAGE	MARKING		
	JW1502SOTB#PBF	JW1502SOTB#TRPBF	SOT23-6	JWE5		



#### PIN CONFIGURATION



### **ABSOLUTE MAXIMUM RATING**<sup>1)</sup>

VDD Voltage	34.5V
VDD DC Clamp Current	10mA
GATE pin	20V
FB voltage range	
CS voltage range	0.3 to 7V
JunctionTemperature <sup>2)</sup>	150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 10sec.)	260°C
ESD Capability, HBM(Human Body Model)	3KV

#### RECOMMENDED OPERATING CONDITIONS

VDD Voltage	11 to 27V
Operating Temperature Range	40°C to +85°C
Maximum Switching Frequency @ Full Loading &Flyback PSR Mode	70kHz
Minimum Switching Frequency @ Full Loading &Flyback PSR Mode	35kHz
Junction Temperature (T <sub>J</sub> )	40°C to 125°C

### THERMAL PERFORMANCE<sup>3)</sup>

SOT23-6	130°C/W

#### Note:

- 1) Exceeding these ratings may damage the device.
- 2) JW1502guarantees robust performance from -40°Cto 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
- 3) Measured on JESD51-7, 4-layer PCB.

 $\theta_{JC}$ 

 $\theta_{JA}$ 

### **ELECTRICAL CHARACTERISTICS**

$T_A$ =25 $^{\circ}C$ , unless otherwise stated						
	Symbol	Condition	Min.	Тур.	Max.	Units
Supply Voltage Section(VDD Pin)			I		1-	
Start-up current into VDD pin	I <sub>VDD_st</sub>			2	15	uA
Operation Current	IVDD_Op	$V_{FB}$ =1.1V, VDD=18V, GATE=0.5nF	0.3	0.7	0.9	mA
Standby Current	IVDD_standby			0.5	1	mA
VDD Under Voltage Lockout Exit	$V_{DD\_ON}$		15	16.3	17.5	V
VDD Under Voltage Lockout Enter	$V_{DD\_OFF}$		8	9	10	V
VDD OVP Threshold	$V_{DD\_OVP}$		28 🚄	30	32	V
VDD Zener Clamp Voltage	$V_{DD\_Clamp}$	I(V <sub>DD</sub> ) = 5 mA	32.5	34.5	36.5	٧
Control Function Section (FB Pin	)					
Internal Error Amplifier (EA) Reference Input	VFB_REF		1.97	2.0	2.03	>
Short Load Protection (SLP) Threshold	VFB_SLP	10,		0.7		٧
Short Load Protection (SLP)  Debounce Time	TFB_Short	0		10		ms
Demagnetization Comparator Threshold	VFB_DEM			25		mV
Minimum OFF time	Toff_min	(Note 4)		2		us
Maximum OFF time	Toff_max			5		ms
Maximum Cable Drop compensation current	lCable_max		48	53	58	uA
Current Sense Input Section (CS	Pin)					
CS Input Leading Edge Blanking Time	$T_LEB$			500		ns
Current limiting threshold	V <sub>cs(max)</sub>		490	500	510	mV
Over Current Detection and Control Delay	T <sub>D_OCP</sub>			100		ns
GATE Driver Section (GATE Pin)(Note 4)						
Output Clamp Voltage Level	V <sub>GT_Clamp</sub>	VDD=24V		16		٧
Output Rising Time	T_r	GATE=0.5nF		700		nS
Output Falling Time	T_f	GATE=0.5nF		40		nS

Over Temperature Protection						
Thermal Shutdown	T <sub>SD</sub>	(Note 5)		165		°C
Thermal Recovery	T <sub>RC</sub>	(Note 5)		135		°C


#### Note:

- 4) Guaranteed by design.
- 5) Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink at 50 °C ambient.


#### PIN DESCRIPTION


Pin	Name	Description		
1	GND	The Ground of the IC		
2	GATE	Gate Driver for External MOSFET Switch.		
3	CS	Current Sense Input Pin.		
4	FB	System feedback pin which regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the auxiliary winding.		
5	NC	This pin must be floated.		
6	VDD	Power Supply Pin of the Chip.		


#### **BLOCK DIAGRAM**





#### TYPICAL PERFORMANCE CHARACTERISTICS















#### **FUNCTIONAL DESCRIPTION**

JW1502 is a multi-mode, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR)controller. The built-in high precision CV/CC control with high level protection features makes it suitable for offline small power converter applications.

#### **System Start-Up Operation**

Before the IC starts to work, it consumes only startup current (typically 2uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 16.3V (typical), JW1502 begins switching and the IC operation current is increased to be 1mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.




Once JW1502 enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 0.5mA typically, which helps to reduce the standby power loss.

## PSR Constant Voltage Modulation (PSR-CVM)

In primary side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. Fig.2 illustrates the CV sampling signal timing waveform in JW1502. As shown in Fig.2, it is clear that there is a down slope representing a decreasing total rectifier VF and its voltage drop as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the CV sampling signal blocks the leakage inductance reset and ringing. When the CV sampling process is over, the internal sample/hold (S&H) circuit captures the error signal and amplifies it through the internal Error Amplifier (EA). The output of EA is sent to the PSR Constant Voltage Modulator (PSR-CVM) for CV control. The internal reference voltage for EA is trimmed to 2V with high accuracy.

During the CV sampling process, an internal variable current source is flowing to FB pin for Cable Drop Compensation (CDC). Thus, there is a step at FB pin in the transformer demagnetization process, as shown in Fig.2. Fig.2 also illustrates the equation "demagnetization plateau", where Vo and VF is the output voltage and diode forward voltage; R1 and R2 is the resistor divider connected from the auxiliary winding to FB Pin, Ns and Na are secondary winding and auxiliary winding respectively.

When system enters over load condition, the output voltage falls down and the FB sampled voltage should be lower than 2V internal reference which makes system enter CC Mode automatically.



## PSR Constant Current Modulation (PSR-CCM)

Timing information at the FB pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary peak current is at Ipp(max), as shown in Fig.3.




Fig.3

Referring to Fig.3 above, the primary peak current, transformer turns ratio, secondary demagnetization time (Tdem), and switching period (Tsw) determines the secondary average output current lout. Ignoring leakage inductance effects, the equation for average output current is shown in Fig.3. When the average output current lout reaches the regulation reference in the PSR Constant Current Modulator (PSR-CCM) block, the IC operates in pulse frequency modulation

(PFM) mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turn-off threshold.

In JW1502, the ratio between Tdem and Tsw in CC mode is 1/2. Therefore, the average output current can be expressed as:

$$I_{PSR\_CC\_OUT}(mA) \cong \frac{1}{4} \times N \times \frac{500mV}{Rcs(\Omega)}$$

In the equation above,


N----The turn ratio of primary side winding to secondary side winding.

Rcs--- the sensing resistor connected between the power MOSFET source to GND.

#### **Multi- Mode Control in CV Mode**

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in JW1502 which is shown in the Fig 4.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 70mW.



### Programmable Cable Drop Compensation (CDC) in CV Mode


In smart phone charger application, the battery is always connected to the adapter with a cable wire which can cause several percentages of voltage drop on the actual battery voltage. In JW1502, an offset voltage is generated at FB pin by an internal current source (modulated by CDC block, as shown in Fig.5) flowing into the resistor divider. The current is proportional to the switching period, thus, it is inversely proportional to the output power Pout.

Therefore, the drop due the cable loss can be compensated. As the load decreases from full loading to zero loading, the offset voltage at FB pin will increase. By adjusting the resistance of R1 and R2 (as shown in Fig.), the cable loss compensation can be programmed. The percentage of maximum compensation is given by

$$\frac{\Delta V(cable)}{Vout} \approx \frac{Icable\_max \times (R1//R2)}{V_{FB\_REF}} \times 100\%$$

For example, R1=3K  $\Omega$  , R2=18K  $\Omega$  , The percentage of maximum compensation is given by:

$$\frac{\Delta V(cable)}{Vout} = \frac{63uA \times (3K//18K)}{2V} \times 100\% = 8.1\%$$






Fig.5

#### **Optimized Dynamic Response for PSR**

In JW1502, the dynamic response performance is optimized to meet USB charge requirements.

#### **Audio Noise Free Operation for PSR**

As mentioned above, the multi-mode CV control with a hybrid of FM and AM provides frequency modulation. An internal current source flowing to CS pin realizes CS peak voltage modulation. In JW1502, the optimized combination of frequency modulation and CS peak voltage modulation algorithm can provide audio noise free operation from full loading to zero loading.

#### **Short Load Protection (SLP)**

In JW1502, the output is sampled on FB pin and then compared with a threshold of UVP (0.7V typically) after an internal blanking time (10ms typical).

In JW1502, when sensed FB voltage is below 0.7V, the IC will enter into Short Load Protection (SLP) mode, in which the IC will enter into auto recovery protection mode.

## VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage is higher than 30V (typical), the IC will stop switching. This will cause VDD fall down to be lower than VDD\_OFF (typical 9V) and then the system will restart up again. An internal 34.5V (typical) zener clamp is integrated to prevent the IC from damage.

#### On Chip Thermal Shutdown (OTP)

When the IC temperature is over 165°C, the IC shuts down. Only when the IC temperature drops to 135°C, IC will restart.


#### **Pin Floating Protection**

In JW1502, if pin floating situation occurs, the IC is designed to have no damage to system.

#### Soft Totem-Pole Gate Driver

JW1502 has a soft totem-pole gate driver with optimized EMI performance. An internal 16V clamp is added for power MOSFET gate protection when high VDD input.

#### **PACKAGE OUTLINE**



#### **IMPORTANT NOTICE**

 Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.

- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Copyright © 2016JW1502 Incorporated.

All rights are reserved by Joulwatt Technology Inc.