


Low Power Low Offset Voltage Dual Comparators


The LM393 consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages.


Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates.

- Single or Split Supply Operation
- Low Input Bias Current
- Low Input Offset Current
- Input Common Mode Voltage Range to Gnd
- Low Output Saturation Voltage
- TTL and CMOS Compatible




LOGIC DIAGRAM





 $PIN 8 = V_{CC}$ PIN 4 = GND

PIN ASSIGNMENT





MAXIMUM RATINGS*

Symbol	Parameter Value		Unit
Vcc	Power Supply Voltages		
	Single Supply Split Supplies	36 ±18	V
V _{IDR}	Input Differential Voltage Range	36	V
Vicr	Input Common Mode Voltage Range (1)	-0.3 to Vcc	V
Isc	Output Short Circuit to Ground	Continuous	
IIN	Input Current, per pin (2)	50	mA
Тл	Junction Temperature		
	Plastic Packages	150	°C
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1mm from Case for 10 Seconds	260	°C
PD	Power Dissipation @T _A =25°C Plastic Package Derate above 25°C	570 5.7	μW mW/°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

- 1. Split Power Supplies.
- 2. V_{IN} <-0.3V. This input current will only exist when voltage at any of the input leads is driven negative.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage	±2.5	±15 or	V
		or 5.0	30	
TA	Operating Temperature, All Package Types	0	+70	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm IN}$ and $V_{\rm OUT}$ should be constrained to the range $GND \le (V_{\rm IN} \ or \ V_{\rm OUT}) \le V_{\rm CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



DC ELECTRICAL CHARACTERISTICS(T_A=0 to +70°C)


			Guaranteed Limit			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Vio	Input Offset Voltage	$ \begin{array}{l} V_0\!=\!1.4V \\ V_{CC}\!=\!5.0\text{-}30V; Rs\!\!\leq\!\!100\Omega \\ V_{ICR}\!=\!0V - (V_{CC}\!-\!1.5)V \end{array} $	-		9.0	mV
Ів	Input Bias Current		-		400	nA
Iıo	Input Offset Current		-		±150	nA
Vicr	Input Common Mode Voltage Range	Vcc=5.0-30V	0		Vcc- 2.0V	V
Icc	Supply Current	$R_L=\infty, V_{CC}=5.0$	-		1.0*	mA
		$R_L=\infty, V_{CC}=30V$	-		2.5*	
Avol	Voltage Gain	$V_{CC}=15V, R_L=15K\Omega$	-	200*	-	V/mV
t ₁	Large Signal Response Time	$ \begin{aligned} &V_{IN} {=} TTL \ Logic \ Swing, \\ &V_{ref} {=} 1.4 V, \ V_{CC} {=} 5.0 V, \\ &R_L {=} 5.1 K\Omega, \ V_{RL} {=} 5.0 V \end{aligned} $	-	300*	-	ns
t ₂	Response Time (Note 6)	$V_{\text{CC}} = 5.0 \text{V}, R_{\text{L}} = 5.1 \text{K}\Omega, \ V_{\text{RL}} = 5.0 \text{V}$	-	1.3*	-	μs
Isink	Output Sink Current	$V_{I}(-)=1.0V, V_{I}(+)=0V, V_{0}\le 1.5V, V_{CC}=5.0V$	6.0*	-	-	mA
V _{sat}	Saturation Voltage	$V_{I(-)}=1.0V, V_{I(+)}=0V, I_{sink} \le 4.0 mA, V_{CC} = 5.0 V$	-	-	700	mV
Iol	Output Leakage Current	$V_{I}(+)=1.0V, V_{I}(-)=0V, V_{0}=5.0V V_{0}=30V$		0.1*	1000	nA
VIDR	Differential Input Voltage Range	All V _{IN} ≥GND or V-Supply (if used)			Vcc	V

^{*=@25°}C



TYPICAL PERFORMANCE CHARACTERISTICS

 $(V_{CC}=1.5V, T_A=+25^{\circ}C, (each comporator))$






Figure 1. Input Bias Current versus Power Supply Voltage

Figure 2. Output Saturation Voltage versus Output Sink Current




Figure 3. Output Saturation Voltage versus Output Sink Current




Figure 4. Power Supply Current versus Power Supply Voltage




Figure 5. Power Supply Current versus Power Supply Voltage