

24V/60V Boost Converter with SMBus Controlled 4-CH LED Driver

General Description

The RT8549LV is a high efficiency Boost converter with 4-CH LED driver supporting 60V maximum output voltage. It is designed for LCD panel applications that employs LED as lighting sources. The Boost converter generates a suitable output voltage to drive four LED strings in parallel and supports up to 18 LEDs per string.

The RT8549LV supports a wide input voltage range from 4.2V to 24V and provides a SMBus interface to control the LED brightness dimming mode, operating frequency and LED currents. The internal 150m Ω , 60V power switch with current-mode control provides high efficiency operation.

The RT8549LV is available in the WDFN-16L 5x5 package to achieve optimized solution for PCB space.

Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.


Features

- Wide Operating Input Voltage: 4.2V to 24V
- Max 60V Output Voltage
- 3% LED Current Accuracy
- 2% LED Current Matching
- Low Drop Output 120mA/0.4V Current Sink
- SMBus Programs LED Current, Switching Frequency, Dimming Mode
- LED Current: 22.58mA to 180mA
- Switching Frequency: 200kHz to 900kHz
- Dimming Mode: PWM, DC, Mixed-Mode
- Built-in Input UVP, Output OVP, OCP, and Soft-Start
- Support LED Hot-plug, Open/Short Detection
- Low EMI, Low Acoustic Noise
- RoHS Compliant and Halogen Free

Applications

• UMPC and Notebook Computer Backlight

Simplified Application Circuit





Ordering Information


RT8549LV □ □ Package Type QW: WDFN-16L 5x5 (W-Type) Lead Plating System G: Green (Halogen Free and Pb Free)

Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations




WDFN-16L 5x5

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	CS1	Current Sink for LED Channel 1.
2	CS2	Current Sink for LED Channel 2.
3	CS3	Current Sink for LED Channel 3.
4	CS4	Current Sink for LED Channel 4.
5	GND	Ground.
6	FAULT	Fault Indicator Output. When fault condition occurs, the FAULT pin will be pulled up to VIN.
7	СОМР	Compensation Note for Error Amplifier. Connect a compensation network to ground.
8	VDC	Output of Internal Regulator Voltage. Connect a capacitor from this pin to ground.
9	PWM	PWM Dimming Control Input.
10	EN	Enable Control Input. (Active High).
11	VIN	Power Supply Input.
12,13	LX	Switch Node of Boost Converter.
14	SMBCLK	Clock of SMBus.
15	SMBDAT	Data of SMBus.
16	VOUT	Over Voltage Protection Sense Input.
17 (Exposed Pad)	PGND	Ground. The exposed pad must be soldered to a large PCB and connected to PGND for maximum power dissipation.



Function Block Diagram



Operation

The RT8549LV integrates four LED drivers and a Boost converter. When EN is High and VIN is higher than the UVLO for a white, the RT8549LV will detect the status of the channel. Then the digital part will be reset and set all default states registers.

Once SMBus receives a "STOP" signal, the RT8549LV will start to check PWM duty and then enter soft-start mode. The RT8549LV will choose the minimum value of V_{LED} as the feedback voltage of Boost converter.

During operation, when a LED string is defined as short, the driver of that channel will be turned off. When LED string is defined as open, the driver of that channel will be turned off, and auto-recovery when the "OPEN" is released.

Once "VOUT shorted to GND" or "Schottky diode shorted" are defined as the fault condition, the RT8549LV will alarm this condition through the fault flag of SMBus. The fault flag could also be cleared through the SMBus.

RT8549LV Preliminary RICHTEK

Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN to GND	-0.3V to 44V
• VDC to GND	-0.3V to 6V
• SMBDAT, SMBCLK to GND	-0.3V to 26.5V
• EN, PWM, COMP, FAULT to GND	-0.3V to 44V
• CS1, CS2, CS3, CS4 to GND	-0.3V to 66V
• LX, VOUT to GND	-0.3V to 72V
 Power Dissipation, P_D @ T_A = 25°C 	
WDFN-16L 5x5	3.47W
Package Thermal Resistance (Note 2)	
WDFN-16L 5x5, θ_{JA}	28.8°C/W
WDFN-16L 5x5, θ_{JC}	4.4°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
MM (Machine Model)	200V

Recommended Operating Conditions (Note 4)

Supply Input Voltage	4.2V to 24V
• Junction Temperature Range	-40°C to 125°C

• Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

(V_{IN} = 12V, C_{IN} = 1 μ F, T_A = 25 $^{\circ}$ C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Power Supply					_	
Input Supply Voltage	V _{IN}		4.2		24	V
Quiescent Current	IQ	EN = 3.3V, PWM = 0		3.3		mA
Shutdown Current	I _{SHDN}	V _{IN} = 4.5V, EN = 0			10	μΑ
Under-Voltage Lockout Threshold	V _{UVLO}	V _{IN} Rising		3.8		V
Under-Voltage Lockout Hysteresis	ΔV_{UVLO}			500		mV
VDC Reference Voltage	V_{DC}			3.8		V
VDC Source Current	I _{VDC}				500	μΑ
Interface Characteristic						
EN, PWM, SMBCLK, SMBDAT Input High Threshold	V _{IH}		2			V
EN, PWM, SMBCLK, SMBDAT Input Low Threshold	V _{IL}				0.8	V
EN Internal Pull-Low Current	I _{IH_EN}	V _{EN} = 3.3V			10	μΑ



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
SMBCLK, SMBDAT Internal Pull-Low Current	I _{IH_SMB}	V _{UP} = 3.3V		0.01	1	μА
PWM Internal Pull Low Current	I _{IH_PWM}	V _{PWM} = 3.3V			15	μА
SMBus Interface Timing (N	ote 5)		•			
SMBus Operating Frequency	f _{SMB}		10		100	kHz
Bus Free Time between Stop and Start Condition	t _{BUF}		4.7			μS
Hold Time after Start Condition	t _{HD_STA}	After this Period, the First Clock is Generated	4			μS
Repeated Start Condition Setup Time	t _{SU_STA}		4.7			μS
Stop Condition Setup Time	tsu_sto		4			μS
Data Hold Time	t _{HD_DAT}		300			ns
Data Setup Time	t _{SU_DAT}		250			ns
Detect Clock Low Timeout	t _{TIMEOUT}		25		35	ms
Clock Low Period	t_{LOW}		4.7			μS
Clock High Period	tHIGH		4		50	μS
Slave Device Cumulative Clock Low Extend Time_Slave	t _{LOW_SEXT}				25	ms
Mater Device Cumulative Clock Low Extend Time_Master	t _{LOW_MEXT}				10	ms
Fall Time of SMB DAT/CLK	t _{F_SMB}				300	ns
Rise Time of SMB DAT/CLK	t _{R_SMB}				1000	ns
Power On Reset of SMB	t _{SMB_POR}	Time in Which a Device must be Operation after Power On Reset		3	500	ms
Boost Converter						
Switching Frequency Accuracy	f _{SW_ACC}	Boost Operates at PWM Mode, f _{SW} = 400kHz	-10		10	%
Default Switching Frequency	f_{SW}	Boost Operates at PWM Mode		400		kHz
Switching Frequency Setting Range	f _{SW_RG}	Boost Operates at PWM Mode	200		900	kHz
Step-up Maximum Duty Cycle	D _{MAX}			93		%
Boost Switch R _{DS(ON)}	R _{DS(ON)_BST}	$V_{DC} = 5V$, $I_{SW_BST} = 100$ mA		0.18	0.5	Ω
Switching Current Limitation	I _{OCP_BST}		2.8	3.3		Α
Over-Voltage Protection	V _{OUT}	OVP Selection = B10		60		V
LED Current						
Leakage Current of CSx	I _{LK_CSx}	$V_{CSx} = 50V$, $I_{CS} = 0mA$			10	μΑ
Minimum CSx Regulation Voltage	V _{CS_MIN}	I _{CSx} = 120mA		0.45		٧
Maximum LED Current Setting	I _{CS_MAX}				180	mA



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Dimming Frequency	f _{PWM}		200		1000	Hz
LED Current Accuracy	I _{CS_ACC}	PWM Duty = 100%, I _{LED} = 120mA	-3		3	%
LED Current Matching	I _{LED_MAT}	PWM Duty = 100%, I _{LED} = 120mA	-2		2	%
CSx Channel Unused Threshold	V _{CS_UNUSE}			0.2		V
Light Bar Open Threshold	V _{CS_OPEN}			0.1		V
Light Bar Short Threshold	V _{CS_SHORT}			5.6		V
Thermal Shutdown Temperature	T _{OTP}			150		°C
Thermal Shutdown Hysteresis	T _{OTP_hys}			20		°C
Mixed Mode Dimming Frequency	f _{PWM_LED}	When Dimming Duty < 25%		26		kHz

- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design; not subject to production testing.



Typical Application Circuit




Figure 1. General Application




Figure 2. External P-MOSFET Isolation Application




Figure 3. Wide Input Voltage Step Application





Figure 4. High Power Application




Timing Diagram

SMBus Common AC Specification




SMBus Timeout






Power-On Sequence





Power-Off Sequence








Typical Operating Characteristics






















































RT8549LV Preliminary RICHTEK

Application Information

The RT8549LV is a general purpose 4-CH LED driver and is capable of delivering a maximum 180mA LED current. The IC is a current-mode Boost converter integrated with a 60V/3.3A power switch and can cover a wide VIN range from 4.2V to 24V. The part integrates both built-in soft-start and with PWM dimming control; moreover, it provides over voltage, over-temperature and current limit protections. It also integrates PWM and mixed mode dimming function for accurate LED current control. The PWM dimming frequency can operate form 200Hz to 1kHz without inducing any inrush current in LED and inductor.

Dimming Control

The RT8549LV provides three dimming modes for controlling the LED brightness. The three dimming modes include PWM mode, DC mode and Mixed mode, and the dimming mode could be set by register 00h. If the 00h[1:0] is set 11, the dimming mode is still in Mixed mode which is shown in Table 2 below.

PWM Mode

The ON/OFF of the current source is synchronized to the PWM signal. The frequency of LED current is equal to the PWM input signal.

DC Mode

The PWM signal will be monitored and calculate its duty. The magnitude of I_{LED} will be proportional to the duty.

 $I_{LED} = I_{MAX} x duty$

Mixed Mode

When $25\% \le PWM$ duty $\le 100\%$, the PWM duty modulated the amplitude of the current. (same as DC mode) PWM duty < 25%, the DC dimming will translate to PWM dimming, controlling the PWM duty instead by amplitude.

Table 1. Register Map

Slave Add	ress : b0110	0001							
Register Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Default Value
0x00	OVP Reset [7]			OCP Fault [4]		DIM_sig_ Sel [2]	Dimming Control [1:0]		0x01
0x01		OVP	[6:5]	Current_ Limit [4]	Switching_frequency [3:0]			0x54	
0x02				LED Curren	t Setting [7:0	0]			0x00
0x03	Fault Enable [7]				Fault Flag Clear [3]	SLP [2]	SLP Latch [1]	Fault Flag [0]	0x80
0x04		SMBus Dimming Control [7:0]						0x00	
0x06	Written Check [7]								0x80

Table 2. Dimming Control Mode Selection

Address	Bit	Name	Default Value	Description	R/W
				00 : PWM mode	
00h	[1:0]	Dimming mode selection	DC mode (01)	01 : DC mode	R/W
				10 : Mixed mode	



Dimming Control Signal Selection

The RT8549LV integrates a dimming control signal selection. The dimming control signal source could be set by the second bit of register 00h. If the bit equals to 0, it means the dimming control signal source just depends

on the input signal of the PWM pin. Otherwise, if the bit equals to 1, the dimming control signal is controlled by the command of register 04h. The dimming control signal of register 04h supports the DC mode and Mixed mode. The option is shown in Table 3 below.

Table 3. Dimming Control Signal Selection

Address	Bit	Name	Default Value	Description	R/W	
00h	[0]	Dimming Control DWM p in (0)		0 : Dimming control signal is depend on PWM pin.	D ///	
0011	[2] Signal Selection	Signal Selection	PWM pin (0)	1 : Dimming control signal supply by register 04h.	R/W	

Note: There is no two cycle delay when the bit set to 1.

OCP Fault

There is an over-current protection function cycle-by-cycle to turn off the power MOSFET of the Boost converter. We could have a further protection if the OCP Fault function is enabled (addr 0x00h, bit 4). Once this register is set high, internal counter is started to check OCP status. if OCP occurs 128 times continuously, the fault pin will be pulled high to turned off the external P-MOSFET.

The OCP Fault Could be Selection as the Table 4.

OVP Reset

The RT8549LV integrates an OVP Reset mechanism. User could choose to let the IC Reset or output voltage clamped on a voltage of OVP. The OVP Reset mechanism is setting by SMBus interface, and set the bit [7] of register 00h.

Switching Frequency

The LED driver switching frequency is adjusted by the SMBus, The switching frequency setting range and resolutions are shown in the Table 6 below.

If the switching frequency command is below to 0x02h (0x01h to 0x00h), the switching frequency would be clamped at 200kHz. The command is above the 0x09h (0x0A to 0x0F), the switching frequency would be clamped at 900kHz.

Table 4. OCP Fault Setting

Address	Bit	Name	Default Value	Description	R/W
00h	[4]	OCP Fault	Disable (0)	0 : Disable	R/W
0011	[4]	OCP Fault	Disable (0)	1 : Enable	K/VV

Table 5. OVP Reset Setting

Address	Bit	Name	Default Value	Description	R/W
00h	[7]	OVP Reset	Disable (0)	0 : Disable	R/W
0011	[/]	OVF Keset	Disable (0)	1 : Enable	IN/VV

RT8549LV Preliminary



Table 6. Switching Frequency Setting

Address	Bit	Name	Default Value	Description	Resolution	R/W
			400kHz (0x04h)	0x04h : 400kHz		
01h	[3:0]	Boost switching frequency		Between the code 0x00h and 0x02h are equal to 200kHz.	~100kHz (0x02h to	R/W
				Between the code 0x09h and 0x0Fh are equal to 900kHz.	0x09h)	

Current Limit Protection

The RT8549LV integrates current limit protection, and the current of current limit protection could be set by SMBus, which is shown in the Table 7 below.

The RT8549LV can limit the peak current to achieve overcurrent protection. The RT8549LV senses the inductor current during the "ON" period that flows through the LX pin. The duty cycle depends on the current signal and internal slope compensation in comparison with the error signal. The internal switch of Boost converter will be turned off when the peak current value of inductor current is larger than the over-current protection setting. In the "OFF" period, the inductor current will be decreased until the internal switch is turned on by the oscillator.

Over-Voltage Protection

The RT8549LV integrates over-voltage protection. The overvoltage protection could be set by the SMBus, the voltage of over-voltage protection (V_{OVP}) could be selected as the Table 8 below.

When the Boost output voltage rises above the V_{OVP}, the internal switch will be turned off. Once the Boost output voltage drop below the V_{OVP}, the internal switch will be turned on again. The Boost output voltage can be clamped at the V_{OVP}

Table 7. Current Limit Protection Setting

Address	Bit	Name	Default Value	Description	R/W	
				Boost switch current limitation.		
01h	[4]	Switching current limitation selection	3.3A (1)	0 : 2.2A	R/W	
		Colocion		1 : 3.3A		

Table 8. OVP Voltage Setting

Address	Bit	Name	Default Value	Description	R/W	
				Boost output over voltage protection.		
				11 : 65V		
01h	[6:5]	Over voltage protection selection		10 : 60V	R/W	
		Solosion		01 : 50V		
				00 : 35V		



LED Current Setting

The LED current of each channel could be set by SMBus command, it is shown in the Table 9.

When the LED current setting command is below 0x20h to 0x01h, the LED current will be kept at 22.58mA. When the command is 0x00h, the LED current will be set to 0mA. The maximum LED current setting is 180mA. The one step of LED current is approximately 0.706mA.

Fault Protection

The fault protection function can protect the system once there is an abnormal state at switching pin. (eg. too low during turn off and too high during turn on) the FAULT pin will output a voltage level same with VIN, forcing the P-MOSFET to be turned off, to prevent the short current to damage IC or components. When under normal operation, the FAULT pin output voltage will be clamp at 6V making sure the P-MOSFET can be fully turn on.

In addition, this function could be chosen enable or disable by SMBus command, setting the bit [7] of register 03h. If the bit data is written 1, it means enable fault protection, and vice versa.

When the protection enable, and the one of two fault condition is happened. To read fault flag bit [0] of register 03h, it would be from 0 changed to 1. After the fault condition is cleared, user could set fault flag clear bit [3] of register 03h to 1 and write it.

Table 9. LED Current Setting

Address	Bit	Name	Default Value	Description	Resolution	R/W
				control the max current		
			0mA (0x00h)	0xFFh: 180mA		
02h	[7:0] LED curre	LED current setting		0x20h : 22.58mA	~0.706mA	R/W
02	[]			0x00h : 0mA	(0xFFh to 0x20h)	
				Between the code 0x01h and 0x20h are equal to 22.58mA	1	

Table 10. Fault Protection Setting

Address	Bit	Name	Default Value	Description			
	[0]	Monitor fault condition		Detect fault condition happen or not (Read only).	R		
03h	[3]	Fault flag could be cleared by SMBus.	Original State (0)	0 : keep the original state 1 : clear fault flag	R/W		
	[7] Fault function enable.		Enable (1)	0 : disable 1 : enable	R/W		

RT8549LV Preliminary RICHTEK

Short LED Protection

The RT8549LV integrates Short LED Protection (SLP). If CSx pin voltages exceeds the threshold of approximately 5.6V during normal operation, the channels will be turned off. And the channel will keep rechecking in the rest mode.

User could turn on or turn off the SLP function by SMBus interface. If the bit [2] of register 03h write 1, its means the SLP function is turn off. On the contrary, the bit is written 0 means turn it on. The register setting is shown in Table 11 below.

User could choose latch mode of SLP by setting. Once the SLP occurs, the particular channel will be off.

SMBus Dimming

The RT8549LV integrates an SMBus dimming control signal by register 04h. The dimming duty is adjusted from 0% (0x00) to 100% (0xFF), and one step is about 0.392%. Users just need to write the register 04h. ex. Register 04h write into 0x7F, the register code is corresponds to 50% dimming duty. The setting method is shown Table 12 below.

The internal SMBus signal supports only DC mode and Mixed mode. The dimming frequency is about 26kHz when the dimming duty below to 25% of Mixed mode.

LED Current Written Check

The RT8549LV provides a check bit, it is for users to check LED current greater than zero. If LED current setting is greater than zero, the check bit would be changed to 0. Otherwise, LED current setting equals to zero, and the check bit would be changed to 1. The check bit is shown in Table 13 below.

Table 11. Short LED Protection Setting

Address	Bit	Name	Default Value	Description	R/W
03h	[1]	Short LED protection latch	Reset Mode(0)	0 : Reset Mode 1 : Latch Mode	R/W
0311	[2]	Short LED protection	Enable (0)	0 : Enable 1 : Disable	R/W

Table 12. SMBus Dimming Control Setting

Address	Bit	Name	Default Value	Description	Resolution	R/W
04h	[7:0]	SMBus Dimming Control	0% (0x00)	0x00 : 0% 0xFF : 100%	0.392%	R/W

Table 13. LED Current Check Bit

Address	Bit	Name	Default Value	Description	R/W
06h	[7]	Written Check	LED Current = 0 (1)	0 : LED Current Setting > 0 1 : LED Current Setting = 0	R



SMBus Write Timing Sequence


Write 1 byte

(Command byte is sent after the address and determines which register receives the data that follows the command byte.)

•	Slave Address			R/W	R/W Register Address			Register Data													
	S	0	1	1	0	0	0	1	0	Α		Command Byte	Α			Data Byte		-	Α	Р	l

Write N bytes

(Command byte is sent after the address and determines which register receives the data that follows the command byte.)



SMBus Read Timing Sequence


Read 1 byte

(Command byte is sent after the address and determines which register is accessed. After a start, the device address is sent again and LSB is set to logic 1. Data defined by command byte then is sent by RT8549LV.)

Slave Address	R/\overline{W}	Register Address		R/\overline{W}	Register Data 1
S 0 1 1 0 0 0 1	0 A	Command Byte	A S Slave Address	1 A	Data Byte 1 A P

Read N bytes

(Command byte is sent after the address and determines which register is accessed. After a start, the device address is sent again and LSB is set to logic 1. Data defined by command byte then is sent by RT8549LV.)



LED Connection

The RT8549LV equips 4-CH LED drivers and each channel supports up to 17 LEDs ($V_f = 3V$). The LED strings are connected from the output of the Boost converter to the CSx (x = 1 to 4) pins respectively. If one of the current sink channels is not used, the CSx pin should be connected to GND. If the un-used channel is not connected to GND, it will be considered that the LED string is opened, the channel will turn light when the LED string is recovering connected.

Compensation

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal error amplifier. The compensation capacitor will adjust the integrator zero to maintain stability and the resistor value will adjust the frequency integrator gain for fast transient response. Typical values of the compensation components are $R_{COMP} = 0\Omega$, $C_{COMP} = 100$ nF.

Line Transient Response

The line transient response relates to the bandwidth of loop compensation. The bandwidth and stability need to trade off. If bandwidth is large, the line transient response is better. On the contrary, the stability would be worse. Moreover, if the variation of input voltage is larger or the slew rate of input voltage variation is steeper, the bandwidth needs to become larger to fit the application. The loop compensation is designed as below, the first step determine the dominate pole and right hand plane zero.

$$f_{DP} = \frac{2 \times I_{OUT}}{2\pi \times V_{OUT} \times C_{OUT}}$$
$$f_{RHPZ} = \frac{(1-D)^2 \times V_{OUT}}{2\pi \times I_{OUT} \times L}$$

Then the second step determines the compensation components (R_{COMP}, C_{COMP}, C_{COMP2}). After consideration the loops gain. The R_{COMP} can be suggested form 1k to

$$R_{COMP} = 10^{\frac{G_A}{20}} \times \frac{1}{G_m}$$


$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{DP}}$$

$$C_{COMP2} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{RHPZ}}$$

Where f_{DP} is the dominate pole, f_{RHPZ} is the right-halfplane zero.

The overshoot voltage will be induced on output voltage (V_{OUT}) when the input voltage is changed from low to high. The overshoot voltage will direct reflect on V_{LED max} (V_{LED_max} is the voltage between the CSx pin and ground). The overshoot voltage (VOS) of VLED max could be measured and ensure it away from the SLP threshold, such as below waveform.





Time (5ms/Div)

In general notebook application, the compensator components is recommended as R_{COMP} = 33k, C_{COMP} = 22nF, C_{COMP2} = 1nF and the value of output capacitor should be 68µF at least.

Over Temperature Protection

The RT8549LV has over temperature protection function to prevent the IC from overheating due to excessive power dissipation. The OTP function will shutdown the IC when junction temperature exceeds 150°C (typ.). When junction temperature cools down to 130°C (T_{OTP hvs} = 20°C), the LED driver will return to normal work.

Series Resistor Selection On PWM Pin

The calculation of series resistor should consider the Input high threshold (V_{IH}) and the internal pull-low current (I_{IH PWM}) of PWM. The minimum value of V_{IH} is 2V, and the maximum of $I_{IH\ PWM}$ is 15 μ A. The resistor could be calculated by the equation below. Ex. V_{PWM} = 3.3V, the R_{PWM} must be smaller than 86.67k Ω .



$$R_{PWM} < \frac{V_{PWM} - 2V}{15\mu A}$$

Where V_{PWM} is the high level of PWM dimming signal.

Series Resistor Selection On EN Pin

The calculation of series resistor should consider the Input high threshold (V_{IH}) and the internal pull-low current (I_{IH} EN) of EN. The minimum value of VIH is 2V, and the maximum of I_{IH} is $10\mu A$. The resistor could be calculated by the equation below. Ex. $V_{EN} = 3.3V$, the R_{EN} must be smaller

$$R_{EN} < \frac{V_{EN} - 2V}{10\mu A}$$

Where V_{EN} is the high level of EN signal.

Inductor Selection

The value of the inductance, L, can be approximated by the following equation, where the transition is from Discontinuous Conduction Mode (DCM) to Continuous Conduction Mode (CCM):

$$L = \frac{D \times (1-D)^2 \times V_{OUT}}{2 \times f_{OSC} \times I_{OUT}}$$

The duty cycle, D, can be calculated as the following equation:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

where V_{OUT} is the maximum output voltage, V_{IN} is the minimum input voltage, fosc is the operating frequency, and I_{OUT} is the sum of current from all LED strings. The Boost converter operates in DCM over the entire input voltage range when the inductor value is less than this value, L. With an inductance greater than L, the converter operates in CCM at the minimum input voltage and may be discontinuous at higher voltages.

The inductor must be selected with a saturated current rating that is greater than the peak current and the peak current must be below the Current Limit Threshold (3.3A typ) as provided by the following equation:

$$I_{PEAK} = \frac{V_{OUT} \times I_{OUT}}{\eta \times V_{IN}} + \frac{V_{IN} \times D \times T_{OSC}}{2 \times L}$$

where η is the efficiency of the power converter.

Moreover, the slope of inductor current also be considered as the following question.

$$L > \frac{V_{OUT} - V_{IN}}{1.68 \times 10^6}$$

Please pay attention for it, the inductance minimum value does not smaller than the criteria.

Diode Selection

Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. Power dissipation, reverse voltage rating, and pulsating peak current are important parameters for consideration when making a Schottky diode selection. Make sure that the diode's peak current rating exceeds IPEAK and reverse voltage rating exceeds the maximum output voltage.

Supply Voltage Capacitor Selection

The RT8549LV equips a built-in LDO linear regulator to provide the internal logic of IC power. The output of LDO is the pin out of VDC. The VDC pin is recommended to connect at least a 1µF/25V bypass capacitor. The bypass capacitor should be X5R or X7R type to assure the bypass capacitance remains stable in over-voltage or overtemperature.

Input Capacitor Selection

The ceramic capacitors are recommended for input capacitor applications. Low ESR will effectively reduce the input voltage ripple caused by switching operation. Two 10µF/25V capacitors are sufficient for most applications. Nevertheless, this value can be decreased for lower output current requirement. Another consideration is the voltage rating of the input capacitor must be greater than the maximum input voltage.

Output Capacitor Selection

Output ripple voltage is an important index for estimating the performance. This portion consists of two parts, one is the ESR voltage of output capacitor, another part is formed by charging and discharging process of output capacitor. Refer to Figure 3, evaluate ΔV_{OUT1} by ideal energy equalization. According to the definition of Q, the Q value can be calculated as the following equation:

$$Q = \frac{1}{2} \times \left[\left(I_{\text{IN}} + \frac{1}{2} \Delta I_{\text{L}} - I_{\text{OUT}} \right) + \left(I_{\text{IN}} - \frac{1}{2} \Delta I_{\text{L}} - I_{\text{OUT}} \right) \right]$$
$$\times \frac{V_{\text{IN}}}{V_{\text{OUT}}} \times \frac{1}{f_{\text{OSC}}} = C_{\text{OUT}} \times \Delta V_{\text{OUT1}}$$



where f_{OSC} is the switching frequency, and ΔI_L is the inductor ripple current. Move C_{OUT} to the left side to estimate the value of ΔV_{OUT1} as the following equation :

$$\Delta V_{OUT1} = \frac{D \times I_{OUT}}{\eta \times C_{OUT} \times f_{OSC}}$$

Then, take the ESR into consideration, the ESR voltage can be determined as the following equation:

$$\Delta V_{ESR} = \left(\frac{I_{OUT}}{1-D} + \frac{V_{IN} \times D \times T_{OSC}}{2L}\right) \times R_{ESR}$$

Finally, the total output ripple ΔV_{OUT} is combined from the ΔV_{OUT1} and ΔV_{ESR} . In the general application, the output capacitor is recommended to use a 47µF/63V electrolytic capacitor.




Figure 3. The Output Ripple Voltage Without the Contribution of ESR

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WDFN-16L 5x5 package, the thermal resistance, θ_{JA} , is 28.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25$ °C can be calculated by the following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (28.8^{\circ}C/W) = 3.47W$$
 for WDFN-16L 5x5 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

Layout Consideration

PCB layout is very important for designing switching power converter circuits. The following layout guides should be strictly followed for best performance of the RT8549LV.

- ▶ The power components, L1, D1, C_{IN1} and C_{OUT} must be placed as close as possible to reduce power loop. The PCB trace between power components must be as short and wide as possible.
- ▶ Place L1 and D1 as close as possible to LX pin. The trace should be as short and wide as possible. Keep the LX node away from the COMP, VDC, SMBDAT and SMBCLK ground.



- ➤ The compensation circuit (R_{COMP}, C_{COMP}) should be kept away from the power loops and should be shielded with a ground trace to prevent any noise coupling. Place the compensation components as close as possible to the COMP pin.
- ➤ The exposed pad of the chip should be connected to a large ground plane for thermal consideration.





Figure 6. PCB Layout Guide



Outline Dimension



Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min.	Max.	Min.	Max.		
А	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
А3	0.175	0.250	0.007	0.010		
b	0.200	0.300	0.008	0.012		
D	4.900	5.100	0.193	0.201		
D2	4.350	4.450	0.171	0.175		
E	4.900	5.100	0.193	0.201		
E2	3.650	3.750	0.144	0.148		
е	0.5	500	0.020			
L	0.350	0.450	0.450 0.014 0.0			

W-Type 16L DFN 5x5 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.



Datasheet Revision History

Version	Date	Item	Description
P00_LNO	2013/12/24		First Edition