

THC63LVDF84B

24bit COLOR LVDS RECEIVER (Falling Edge Clock)

General Description

The THC63LVDF84B receiver supports wide VCC range as 2.5 to 3.6V. At single 2.5V supply, the THC63LVDF84B reduces EMI and power consumption.

The THC63LVDF84B converts the four LVDS data streams back into 24bits of LVC MOS data with falling edge clock. At a transmit clock frequency of 85MHz, 24bits of RGB data and 4bits of timing and control data (HSYNC, VSYNC, DE, CNTL1, CNTL2) are transmitted at an effective rate of 2.38Gbps.

Application

- Medium and Small Size Panel
- Tablet PC / Notebook PC
- Security Camera / Industrial Camera
- Multi Function Printer
- Industrial Equipment
- Medical Equipment Monitor

Features

- 1:7 LVDS to LVC MOS De-Serializer
- Operating Temperature Range : -10 to +70°C
- No Special Start-up Sequence Required
- Spread Spectrum Clocking Tolerant up to 100kHz Frequency Modulation and +/-2.5% Deviations.
- Dot Clock Range: 15 to 85MHz Suited for VGA, SVGA, XGA, WXGA, 720p and 1080i.
- 56pin TSSOP Package
- PLL requires no external components.
- Power Down Mode.
- Falling Edge Clock
- EU RoHS Compliant.

Block Diagram




Figure 1. Block Diagram

Pin Diagram




Figure 2. Pin Diagram

Pin Description

| Pin Name | Pin # | Direction | Type | Description |
|--------------|----------------------------|-----------|--------|---|
| RA+, RA- | 10, 9 | Input | LVDS | LVDS Data Inputs |
| RB+, RB- | 12, 11 | | | |
| RC+, RC- | 16, 15 | | | |
| RD+, RD- | 20, 19 | | | |
| RCLK+, RCLK- | 18, 17 | | | |
| RA0 ~ RA6 | 27, 29, 30, 32, 33, 35, 37 | Output | LVCMOS | Pixel Data Outputs |
| RB0 ~ RB6 | 38, 39, 43, 45, 46, 47, 51 | | | |
| RC0 ~ RC6 | 53, 54, 55, 1, 3, 5, 6 | | | |
| RD0 ~ RD6 | 7, 34, 41, 42, 49, 50, 2 | | | |
| CLKOUT | 26 | | | Pixel Clock Output |
| /PDWN | 25 | Input | | H : Normal Operation L : Power Down (all outputs are pulled to ground) |
| VCC | 31, 40, 48, 56 | Power | - | Power Supply Pins for LVCMOS outputs and digital circuitry |
| GND | 4, 28, 36, 44, 52 | | | Ground Pins for LVCMOS outputs and digital circuitry. |
| LVDS VCC | 13 | | | Power Supply Pins for LVDS inputs. |
| LVDS GND | 8, 14, 21 | | | Ground Pins for LVDS inputs. |
| PLL VCC | 23 | | | Power Supply Pins for PLL circuitry. |
| PLL GND | 22, 24 | | | Ground Pins for PLL circuitry. |

Table 1. Pin Description

Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
|----------------------------------|------|-----------|------|
| Supply Voltage (VCC) | -0.3 | +4.0 | V |
| LVC MOS Input Voltage | -0.3 | VCC + 0.3 | V |
| LVC MOS Output Voltage | -0.3 | VCC + 0.3 | V |
| LVDS Input Pin | -0.3 | VCC + 0.3 | V |
| Junction Temperature | - | +125 | °C |
| Storage Temperature | -55 | +150 | °C |
| Reflow Peak Temperature | - | +260 | °C |
| Reflow Peak Temperature Time | - | 10 | sec |
| Maximum Power Dissipation @+25°C | - | 1.9 | W |

Table 2. Absolute Maximum Ratings

Recommended Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------|-------------------------------|--------------------|-----|-----|------|
| - | All Supply Voltage | 2.5 | - | 3.6 | V |
| Ta | Operating Ambient Temperature | -10 | +25 | +70 | °C |
| - | Clock Frequency | VCC = 2.5V to 2.7V | 20 | 70 | MHz |
| | | VCC = 2.7V to 3.0V | 15 | 70 | MHz |
| | | VCC = 3.0V to 3.6V | 15 | 85 | MHz |

Table 3. Recommended Operating Conditions

“Absolute Maximum Ratings” are those values beyond which the safety of the device can not be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of “Electrical Characteristics Table4, 5, 6, 7” specify conditions for device operation. “Absolute Maximum Rating” value also includes behavior of overshooting and undershooting.

Equivalent LVDS Input Schematic Diagram




Figure 3. LVDS Input Schematic Diagram

Power Consumption

Over recommended operating supply and temperature range unless otherwise specified

| Symbol | Parameter | Conditions | Typ* | Max | Unit |
|-------------------|---|------------------------------------|------|-----|------|
| I _{RCCG} | LVDS Receiver Operating Current Gray Scale Pattern 16 (Fig.4) | RL=100Ω, CL=8pF, f=65MHz, VCC=3.3V | 41 | 53 | mA |
| | | RL=100Ω, CL=8pF, f=85MHz, VCC=3.3V | 52 | 64 | mA |
| | | RL=100Ω, CL=8pF, f=65MHz, VCC=2.5V | 30 | 42 | mA |
| I _{RCCW} | LVDS Receiver Operating Current Worst Case Pattern (Fig.5) | RL=100Ω, CL=8pF, f=65MHz, VCC=3.3V | 72 | 94 | mA |
| | | RL=100Ω, CL=8pF, f=85MHz, VCC=3.3V | 84 | 96 | mA |
| | | RL=100Ω, CL=8pF, f=65MHz, VCC=2.5V | 42 | 64 | mA |
| I _{RCCS} | LVDS Receiver Power Down Current | /PDWN=L | - | 10 | μA |

*Typ values are at the conditions of Ta = +25°C

Table 4. Power Consumption

16 Grayscale Pattern




Figure 4. 16 Grayscale Pattern

Worst Case Pattern




Figure 5. Worst Case Pattern

Electrical Characteristics

LVC MOS DC Specifications

Over recommended operating supply and temperature range unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ* | Max | Unit |
|------------------|---------------------------|--|-----|------|-----|------|
| V _{IH} | High Level Input Voltage | - | 2.0 | - | VCC | V |
| V _{IL} | Low Level Input Voltage | - | GND | - | 0.8 | V |
| V _{OH1} | High Level Output Voltage | VCC = 3.0V to 3.6V I _{OH} = -4mA | 2.4 | - | - | V |
| V _{OL1} | Low Level Output Voltage | VCC = 3.0V to 3.6V I _{OL} = 4mA | - | - | 0.4 | V |
| V _{OH2} | High Level Output Voltage | VCC = 2.5V to 3.0V I _{OH} = -2mA | 2.1 | - | - | V |
| V _{OL2} | Low Level Output Voltage | VCC = 2.5V to 3.0V I _{OL} = 2mA | - | - | 0.4 | V |
| I _{IN} | Input Current | GND ≤ V _{IN} ≤ VCC | - | - | ±10 | μA |

Table 5. LVC MOS DC Specifications

LVDS Receiver DC Specifications

Over recommended operating supply and temperature range unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ* | Max | Unit |
|-----------------|-----------------------------------|---|------|------|-----|------|
| V _{TH} | Differential Input High Threshold | RL=100Ω, VIC=+1.2V | - | - | 100 | mV |
| V _{TL} | Differential Input Low Threshold | | -100 | - | - | mV |
| I _{IN} | Input Current | V _{IN} = +2.4 / 0V VCC = 3.6V | - | - | ±10 | μA |

Table 6. LVDS Receiver DC Specifications

LVC MOS & LVDS Receiver AC Specifications

Over recommended operating supply and temperature range unless otherwise specified

| Symbol | Parameter | Min | Typ | Max | Unit | |
|-------------|-------------------------------------|--------------------|------|----------|------|----|
| t_{RCP} | CLKOUT Transition Time | VCC = 2.5V to 2.7V | 14.3 | T | 50.0 | ns |
| | | VCC = 2.7V to 3.0V | 14.3 | T | 66.6 | |
| | | VCC = 3.0V to 3.6V | 11.8 | T | 66.6 | |
| t_{RCH} | CLKOUT High Time | - | 4T/7 | - | ns | |
| t_{RCL} | CLKOUT Low Time | - | 3T/7 | - | ns | |
| t_{RCD} | RCLK IN to CLKOUT +/- Delay | - | 5T/7 | - | ns | |
| t_{RS} | LVC MOS Data Setup to CLKOUT | 0.35T - 0.3 | - | - | ns | |
| t_{RH} | LVC MOS Data Hold from CLKOUT | 0.45T - 1.6 | - | - | ns | |
| t_{TLH} | LVC MOS Low to High Transition Time | - | 2.0 | 3.0 | ns | |
| t_{THL} | LVC MOS High to Low Transition Time | - | 1.8 | 3.0 | ns | |
| t_{RIP1} | Input Data Position0 (T=11.76ns) | -0.4 | 0.0 | +0.4 | ns | |
| t_{RIP0} | Input Data Position1 (T=11.76ns) | T/7-0.4 | T/7 | T/7+0.4 | ns | |
| t_{RIP6} | Input Data Position2 (T=11.76ns) | 2T/7-0.4 | 2T/7 | 2T/7+0.4 | ns | |
| t_{RIP5} | Input Data Position3 (T=11.76ns) | 3T/7-0.4 | 3T/7 | 3T/7+0.4 | ns | |
| t_{RIP4} | Input Data Position4 (T=11.76ns) | 4T/7-0.4 | 4T/7 | 4T/7+0.4 | ns | |
| t_{RIP3} | Input Data Position5 (T=11.76ns) | 5T/7-0.4 | 5T/7 | 5T/7+0.4 | ns | |
| t_{RIP2} | Input Data Position6 (T=11.76ns) | 6T/7-0.4 | 6T/7 | 6T/7+0.4 | ns | |
| $t_{RP LL}$ | Phase Lock Loop Set | - | - | 10.0 | ms | |

*Typ values are at the conditions of VCC=3.3V and Ta = +25°C

Table 7. LVC MOS & LVDS Receiver AC Specifications

LVC MOS Output




Figure 6. CLKOUT Transmission Time

AC Timing Diagrams

LVDS Input Data Position




Figure 7. LVDS Input Data Position

Phase Lock Loop Set Time




Figure 8. PLL Lock Loop Set Time

LVDS Data Timing Diagram




Figure 9. LVDS Data Timing Diagram

Pixel Data Mapping for JEIDA Format (6bit, 8bit Application)

| TX Pin | 6bit | 8bit | RX Pin |
|--------|-------|-------|--------|
| TA0 | R2 | R2 | RA0 |
| TA1 | R3 | R3 | RA1 |
| TA2 | R4 | R4 | RA2 |
| TA3 | R5 | R5 | RA3 |
| TA4 | R6 | R6 | RA4 |
| TA5 | R7 | R7 | RA5 |
| TA6 | G2 | G2 | RA6 |
| TB0 | G3 | G3 | RB0 |
| TB1 | G4 | G4 | RB1 |
| TB2 | G5 | G5 | RB2 |
| TB3 | G6 | G6 | RB3 |
| TB4 | G7 | G7 | RB4 |
| TB5 | B2 | B2 | RB5 |
| TB6 | B3 | B3 | RB6 |
| TC0 | B4 | B4 | RC0 |
| TC1 | B5 | B5 | RC1 |
| TC2 | B6 | B6 | RC2 |
| TC3 | B7 | B7 | RC3 |
| TC4 | Hsync | Hsync | RC4 |
| TC5 | Vsync | Vsync | RC5 |
| TC6 | DE | DE | RC6 |
| TD0 | - | R0 | RD0 |
| TD1 | - | R1 | RD1 |
| TD2 | - | G0 | RD2 |
| TD3 | - | G1 | RD3 |
| TD4 | - | B0 | RD4 |
| TD5 | - | B1 | RD5 |
| TD6 | - | N/A | RD6 |

Note : Use TA to TC channels and open TD channel for 6bit application.

Table 8. Data Mapping for JEIDA Format

Pixel Data Mapping for VESA Format (6bit, 8bit Application)

| TX Pin | 6bit | 8bit | RX Pin |
|--------|-------|-------|--------|
| TA0 | R0 | R0 | RA0 |
| TA1 | R1 | R1 | RA1 |
| TA2 | R2 | R2 | RA2 |
| TA3 | R3 | R3 | RA3 |
| TA4 | R4 | R4 | RA4 |
| TA5 | R5 | R5 | RA5 |
| TA6 | G0 | G0 | RA6 |
| TB0 | G1 | G1 | RB0 |
| TB1 | G2 | G2 | RB1 |
| TB2 | G3 | G3 | RB2 |
| TB3 | G4 | G4 | RB3 |
| TB4 | G5 | G5 | RB4 |
| TB5 | B0 | B0 | RB5 |
| TB6 | B1 | B1 | RB6 |
| TC0 | B2 | B2 | RC0 |
| TC1 | B3 | B3 | RC1 |
| TC2 | B4 | B4 | RC2 |
| TC3 | B5 | B5 | RC3 |
| TC4 | Hsync | Hsync | RC4 |
| TC5 | Vsync | Vsync | RC5 |
| TC6 | DE | DE | RC6 |
| TD0 | - | R6 | RD0 |
| TD1 | - | R7 | RD1 |
| TD2 | - | G6 | RD2 |
| TD3 | - | G7 | RD3 |
| TD4 | - | B6 | RD4 |
| TD5 | - | B7 | RD5 |
| TD6 | - | N/A | RD6 |

Note : Use TA to TC channels and open TD channel for 6bit application.

Table 9. Data Mapping for VESA Format

Normal Connection with JEIDA Format




Figure 10. Typical Connection Diagram

Notes

1) Cable Connection and Disconnection

Do not connect and disconnect the LVDS cable, when the power is supplied to the system.

2) GND Connection

Connect each GND of the PCB which THC63LVDM83D and LVDS-Rx on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

3) Multi Drop Connection

Multi drop connection is not recommended.




Figure 11. Multi Drop Connection

4) Asynchronous use

Asynchronous using such as following systems is not recommended.





Figure 12. Asynchronous Use

Package



UNIT:mm

Figure 13. Package Diagram

Reference Land Pattern




Figure 14. Reference of Land Pattern

The recommendation mounting method of THine device is reflow soldering.
 The reference pattern is using the calculation result on condition of reflow soldering.

Notes

This land pattern design is a calculated value based on JEITA ET-7501.
 Please take into consideration in an actual substrate design about enough the ease of mounting, the intensity of connection, the density of mounting, and the solder paste used, etc... The optimal land pattern size changes with these parameters. Please use the value shown by the land pattern as reference data.

Notices and Requests

1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. We are not responsible for possible errors and omissions in this material. Please note if errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
5. Product Application
 - 5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.
 - 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this data sheet. THine Electronics, Inc. ("THine") accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.
 - 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

THine Electronics, Inc.

sales@thine.co.jp