

ICL3221E, ICL3222E, ICL3223E, ICL3232E, ICL3241E, ICL3243E

±15kV ESD Protected, +3V to +5.5V, 1µA, 250kbps, RS-232 Transmitters/Receivers

FN4910 Rev 23.00 Sep 24, 2018

The ICL3221E, ICL3222E, ICL3223E, ICL3232E, ICL3241E, and ICL3243E are 3.0V to 5.5V powered RS-232 transmitters/receivers which meet EIA/TIA-232 and V.28/V.24 specifications, even at $V_{CC} = 3.0V$. Additionally, they provide ±15kV ESD protection (IEC61000-4-2 Air Gap and Human Body Model) on transmitter outputs and receiver inputs (RS-232 pins). Targeted applications are notebook and laptop computers in which the low operational power consumption and even lower standby power consumption is critical. Efficient on-chip charge pumps, coupled with manual and automatic power-down functions (except for the ICL3232E), reduce the standby supply current to a 1µA trickle. Small footprint packaging and the use of small, low value capacitors ensure board space savings. Data rates greater than 250kbps are ensured at worst case load conditions. This family is fully compatible with 3.3V-only systems. mixed 3.3V and 5.0V systems, and 5.0V-only systems.

The ICL324XE are 3-driver, 5-receiver devices that provide a complete serial port suitable for laptop or notebook computers. Both devices also include noninverting always-active receivers for "wake-up" capability.

The ICL3221E, ICL3223E, and ICL3243E feature an automatic power-down function that powers down the on-chip power supply and driver circuits. Power-down occurs when an attached peripheral device is shut off or the RS-232 cable is removed, conserving system power automatically without changes to the hardware or operating system. These devices power up again when a valid RS-232 voltage is applied to any receiver input.

<u>Table 1</u> summarizes the features of the devices represented by this datasheet, and <u>AN9863</u> summarizes the features of each device in the ICL32xxE 3V family.

Features

- ESD protection for RS-232 I/O pins to ±15kV (IEC61000)
- Drop-in replacements for the MAX3221E, MAX3222E, MAX3223E, MAX3232E, MAX3241E, MAX3243E, and SP3243E
- The ICL3221E is a low-power, pin-compatible upgrade for the 5V MAX221E
- The ICL3222E is a low-power, pin-compatible upgrade for the 5V MAX242E and SP312E
- The ICL3232E is a low-power upgrade for the HIN232E, ICL232, and pin-compatible competitor devices
- RS-232 compatible with $V_{CC} = 2.7V$
- Meets EIA/TIA-232 and V.28/V.24 specifications at 3V
- · Latch-up free
- On-chip voltage converters require only four external 0.1µF capacitors at V_{CC} = 3.3V
- Manual and automatic power-down features
- Guaranteed mouse driveability (ICL324xE only)
- · Receiver hysteresis for improved noise immunity
- Guaranteed minimum data rate: 250kbps
- Wide power supply range: single +3V to +5.5V
- Low supply current in power-down state: 1µA
- Pb-free available (RoHS compliant)

Applications

- Any system requiring RS-232 communication ports
 - Battery powered, hand-held, and portable equipment
 - Laptop computers and notebooks
 - Modems, printers, and other peripherals
 - Digital cameras
 - Cellular/mobile phones

Related Literature

For a full list of documents, visit our website:

 ICL3221E, ICL3222E, ICL3223E, ICL3232E, ICL3241E, and ICL3243E product information pages

TABLE 1. SUMMARY OF FEATURES


PART NUMBER	NUMBER OF Tx	NUMBER OF Rx	NUMBER OF MONITOR RECEIVERS (R _{OUTB})	DATA RATE (kbps)	RECEIVER ENABLE FUNCTION?	READY OUTPUT?	MANUAL POWER-DOWN?	AUTOMATIC POWER-DOWN FUNCTION?
ICL3221E	1	1	0	250	Yes	No	Yes	Yes
ICL3222E	2	2	0	250	Yes	No	Yes	No
ICL3223E	2	2	0	250	Yes	No	Yes	Yes
ICL3232E	2	2	0	250	No	No	No	No
ICL3241E	3	5	2	250	Yes	No Yes		No
ICL3243E	3	5	1	250	No	No	Yes	Yes

Contents


Typical Operating Circuits
Pin Configurations
Pin Descriptions
Ordering Information
Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Electrical Specifications
Detailed Description1Charge-Pump1Transmitters1Receivers1
Low Power Operation
Pin-Compatible Replacements for 5V Devices
Power-Down Functionality (Except ICL3232E)
Software Controlled (Manual) Power-Down
Capacitor Selection
Power Supply Decoupling
Operation Down to 2.7V
Transmitter Outputs when Exiting Power-Down
Mouse Driveability
High Data Rates
Interconnection with 3V and 5V Logic
±15kV ESD Protection 20 Human Body Model (HBM) Testing 2 IEC61000-4-2 Testing 2
Typical Performance Curves
Die Characteristics
Revision History
Package Outline Drawings

Typical Operating Circuits

ICL3221E




NOTE: THE NEGATIVE TERMINAL OF C3 CAN BE CONNECTED TO EITHER VCC OR GND




NOTE: THE NEGATIVE TERMINAL OF C3 CAN BE CONNECTED TO EITHER VCC OR GND

Typical Operating Circuits (Continued)

ICL3223E




+3.3V $0.1\mu\text{F}$ 0.1





NOTE: THE NEGATIVE TERMINAL OF C3 CAN BE CONNECTED TO EITHER VCC OR GND

Typical Operating Circuits (Continued)





Pin Configurations







ICL3223E










Pin Configurations (Continued)



Pin Descriptions

PIN	FUNCTION
VCC	System power supply input (3.0V to 5.5V)
V+	Internally generated positive transmitter supply (+5.5V)
V-	Internally generated negative transmitter supply (-5.5V)
GND	Ground connection
C1+	External capacitor (voltage doubler) is connected to this lead
C1-	External capacitor (voltage doubler) is connected to this lead
C2+	External capacitor (voltage inverter) is connected to this lead
C2-	External capacitor (voltage inverter) is connected to this lead
TIN	TTL/CMOS compatible transmitter inputs
TOUT	± 15 kV ESD protected, RS-232 level (nominally ± 5.5 V) transmitter outputs
RIN	±15kV ESD protected, RS-232 compatible receiver inputs
ROUT	TTL/CMOS level receiver outputs
ROUTB	TTL/CMOS level, noninverting, always enabled receiver outputs
INVALID	Active low output that indicates no valid RS-232 levels are present on any receiver input
EN	Active low receiver enable control; does not disable R _{OUTB} outputs
SHDN	Active low input to shut down transmitters and on-board power supply to place device in low-power mode
FORCEOFF	Active low to shut down transmitters and on-chip power supply. This overrides any automatic circuitry and FORCEON (see <u>Table 2 on page 16</u>)
FORCEON	Active high input to override automatic power-down circuitry, which keeps transmitters active (FORCEOFF must be high)

Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP RANGE (°C)	TAPE AND REEL (UNITS) (Note 1)	PACKAGE	PKG. DWG. #	
ICL3221ECAZ	ICL32 21ECAZ	0 to +70	-	16 Ld SSOP (Pb-free)	M16.209	
ICL3221ECAZ-T	ICL32 21ECAZ	0 to +70	1k	16 Ld SSOP (Pb-free)	M16.209	
ICL3221ECAZ-T7A	ICL32 21ECAZ	0 to +70	250	16 Ld SSOP (Pb-free)	M16.209	
ICL3221EIAZ	ICL32 21EIAZ	-40 to +85	-	16 Ld SSOP (Pb-free)	M16.209	
ICL3221EIAZ-T	ICL32 21EIAZ	-40 to +85	1k	16 Ld SSOP (Pb-free)	M16.209	
ICL3221EIAZ-T7A	ICL32 21EIAZ	-40 to +85	250	16 Ld SSOP (Pb-free)	M16.209	
ICL3221EIVZ	3221 EIVZ	-40 to +85	-	16 Ld TSSOP (Pb-free)	M16.173	
ICL3221EIVZ-T	3221 EIVZ	-40 to +85	2.5k	16 Ld TSSOP (Pb-free)	M16.173	
ICL3221EIVZ-T7A	3221 EIVZ	-40 to +85	250	16 Ld TSSOP (Pb-free)	M16.173	
ICL3222ECAZ	ICL32 22ECAZ	0 to +70	-	20 Ld SSOP (Pb-free)	M20.209	
ICL3222ECAZ-T	ICL32 22ECAZ	0 to +70	1k	20 Ld SSOP (Pb-free)	M20.209	
ICL3222ECP (No longer available, no recommended replacement)	ICL3222ECP	0 to +70	-	18 Ld PDIP	E18.3	
ICL3222ECVZ	ICL32 22ECVZ	0 to +70	-	20 Ld TSSOP (Pb-free)	M20.173	
ICL3222ECVZ-T	ICL32 22ECVZ	0 to +70	2.5k	20 Ld TSSOP (Pb-free)	M20.173	
ICL3222EIAZ	ICL32 22EIAZ	-40 to +85	-	20 Ld SSOP (Pb-free)	M20.209	
ICL3222EIAZ-T	ICL32 22EIAZ	-40 to +85	1k	20 Ld SSOP (Pb-free)	M20.209	
ICL3222EIBZ	3222EIBZ	-40 to +85	-	18 Ld SOIC (Pb-free)	M18.3	
ICL3222EIBZ-T	3222EIBZ	-40 to +85	1k	18 Ld SOIC (Pb-free)	M18.3	
ICL3222EIVZ	ICL32 22EIVZ	-40 to +85	-	20 Ld TSSOP (Pb-free)	M20.173	
ICL3222EIVZ-T	ICL32 22EIVZ	-40 to +85	2.5k	20 Ld TSSOP (Pb-free)	M20.173	
ICL3223ECAZ	ICL32 23ECAZ	0 to +70	-	20 Ld SSOP (Pb-free)	M20.209	
ICL3223ECAZ-T	ICL32 23ECAZ	0 to +70	1k	20 Ld SSOP (Pb-free)	M20.209	
ICL3223ECVZ	ICL32 23ECVZ	0 to +70	-	20 Ld TSSOP (Pb-free)	M20.173	
ICL3223ECVZ-T	ICL32 23ECVZ	0 to +70	2.5k	20 Ld TSSOP (Pb-free)	M20.173	
ICL3223EIAZ	ICL32 23EIAZ	-40 to +85	-	20 Ld SSOP (Pb-free)	M20.209	
ICL3223EIAZ-T	ICL32 23EIAZ	-40 to +85	1k	20 Ld SSOP (Pb-free)	M20.209	
ICL3223EIVZ	ICL32 23EIVZ	-40 to +85	-	20 Ld TSSOP (Pb-free)	M20.173	
ICL3223EIVZ-T	ICL32 23EIVZ	-40 to +85	2.5k	20 Ld TSSOP (Pb-free)	M20.173	
ICL3232ECAZ	3232 ECAZ	0 to +70	-	16 Ld SSOP (Pb-free)	M16.209	
ICL3232ECAZ-T	3232 ECAZ	0 to +70	1k	16 Ld SSOP (Pb-free)	M16.209	
ICL3232ECAZ-T7A	3232 ECAZ	0 to +70	250	16 Ld SSOP (Pb-free)	M16.209	
ICL3232ECBZ	3232ECBZ	0 to +70	-	16 Ld SOIC (Pb-free)	M16.3	
ICL3232ECBZ-T	3232ECBZ	0 to +70	1k	16 Ld SOIC (Pb-free)	M16.3	
ICL3232ECBNZ	3232ECBNZ	0 to +70	-	16 Ld SOIC (Pb-free)	M16.15	
ICL3232ECBNZ-T	3232ECBNZ	0 to +70	2.5k	16 Ld SOIC (Pb-free)	M16.15	
ICL3232ECV-16Z	3232E CV-16Z	0 to +70	-	16 Ld TSSOP (Pb-free)	M16.173	
ICL3232ECV-16Z-T	3232E CV-16Z	0 to +70	2.5k	16 Ld TSSOP (Pb-free)	M16.173	

Ordering Information (Continued)

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP RANGE (°C)	TAPE AND REEL (UNITS) (Note 1)	PACKAGE	PKG. DWG. #
ICL3232ECV-20Z (No longer available, recommended replacement: ICL3232EIV-16Z)	ICL3232 ECV-20Z	0 to +70	-	20 Ld TSSOP (Pb-free)	M20.173
ICL3232ECV-20Z-T (No longer available, recommended replacement: ICL3232EIV-16Z-T)	ICL3232 ECV-20Z	0 to +70	2.5k	20 Ld TSSOP (Pb-free)	M20.173
ICL3232EFV-16Z (No longer available, recommended replacement: ICL3232EIV-16Z)	3232E FV-16Z	-40 to +125	-	16 Ld TSSOP (Pb-free)	M16.173
ICL3232EFV-16Z-T (No longer available, recommended replacement: ICL3232EIV-16Z-T)	3232E FV-16Z	-40 to +125	2.5k	16 Ld TSSOP (Pb-free)	M16.173
ICL3232EIAZ	3232 EIAZ	-40 to +85	-	16 Ld SSOP (Pb-free)	M16.209
ICL3232EIAZ-T	3232 EIAZ	-40 to +85	1k	16 Ld SSOP (Pb-free)	M16.209
ICL3232EIBZ	3232EIBZ	-40 to +85	-	16 Ld SOIC (Pb-free)	M16.3
ICL3232EIBZ-T	3232EIBZ	-40 to +85	1k	16 Ld SOIC (Pb-free)	M16.3
ICL3232EIBNZ	3232EIBNZ	-40 to +85	-	16 Ld SOIC (Pb-free)	M16.15
ICL3232EIBNZ-T	3232EIBNZ	-40 to +85	2.5k	16 Ld SOIC (Pb-free)	M16.15
ICL3232EIV-16Z	3232E IV-16Z	-40 to +85	-	16 Ld TSSOP (Pb-free)	M16.173
ICL3232EIV-16Z-T	3232E IV-16Z	-40 to +85	2.5k	16 Ld TSSOP (Pb-free)	M16.173
ICL3232EIV-20Z	ICL3232 EIV-20Z	-40 to +85	-	20 Ld TSSOP (Pb-free)	M20.173
ICL3232EIV-20Z-T	ICL3232 EIV-20Z	-40 to +85	2.5k	20 Ld TSSOP (Pb-free)	M20.173
ICL3241ECAZ	ICL3241 ECAZ	0 to +70	-	28 Ld SSOP (Pb-free)	M28.209
ICL3241ECAZ-T	ICL3241 ECAZ	0 to +70	1k	28 Ld SSOP (Pb-free)	M28.209
ICL3241ECBZ (No longer available, recommended replacement: ICL3241EIVZ)	ICL3241ECBZ	0 to +70	-	28 Ld SOIC (Pb-free)	M28.3
ICL3241ECBZ-T (No longer available, recommended replacement: ICL3241EIVZ)	ICL3241ECBZ	0 to +70	-	28 Ld SOIC (Pb-free)	M28.3
ICL3241ECVZ	ICL3241 ECVZ	0 to +70	-	28 Ld TSSOP (Pb-free)	M28.173
ICL3241ECVZ-T	ICL3241 ECVZ	0 to +70	2.5k	28 Ld TSSOP (Pb-free)	M28.173
ICL3241EIAZ	ICL3241 EIAZ	-40 to +85	-	28 Ld SSOP (Pb-free)	M28.209
ICL3241EIAZ-T	ICL3241 EIAZ	-40 to +85	1k	28 Ld SSOP (Pb-free)	M28.209
ICL3241EIBZ (No longer available, recommended replacement: ICL3241EIVZ)	ICL3241EIBZ	-40 to +85	-	28 Ld SOIC (Pb-free)	M28.3
ICL3241EIBZ-T (No longer available, recommended replacement: ICL3241EIVZ)	ICL3241EIBZ	-40 to +85	-	28 Ld SOIC (Pb-free)	M28.3
ICL3241EIVZ	ICL3241 EIVZ	-40 to +85	-	28 Ld TSSOP (Pb-free)	M28.173
ICL3241EIVZ-T	ICL3241 EIVZ	-40 to +85	2.5k	28 Ld TSSOP (Pb-free)	M28.173
ICL3243ECAZ	ICL32 43ECAZ	0 to +70	-	28 Ld SSOP (Pb-free)	M28.209
ICL3243ECAZ-T	ICL32 43ECAZ	0 to +70	1k	28 Ld SSOP (Pb-free)	M28.209
ICL3243ECBZ	ICL3243ECBZ	0 to +70	-	28 Ld SOIC (Pb-free)	M28.3

Ordering Information (Continued)

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP RANGE (°C)	TAPE AND REEL (UNITS) (Note 1)	PACKAGE	PKG. DWG. #
ICL3243ECBZ-T	ICL3243ECBZ	0 to +70	1k	28 Ld SOIC (Pb-free)	M28.3
ICL3243ECVZ	ICL3243 ECVZ	0 to +70	-	28 Ld TSSOP (Pb-free)	M28.173
ICL3243ECVZ-T	ICL3243 ECVZ	0 to +70	2.5k	28 Ld TSSOP (Pb-free)	M28.173
ICL3243EIAZ	ICL32 43EIAZ	-40 to +85	-	28 Ld SSOP (Pb-free)	M28.209
ICL3243EIAZ-T	ICL32 43EIAZ	-40 to +85	1k	28 Ld SSOP (Pb-free)	M28.209
ICL3243EIVZ	ICL3243 EIVZ	-40 to +85	-	28 Ld TSSOP (Pb-free)	M28.173
ICL3243EIVZ-T	ICL3243 EIVZ	-40 to +85	2.5k	28 Ld TSSOP (Pb-free)	M28.173
ICL3243EIVZ-T7A	ICL3243 EIVZ	-40 to +85	250	28 Ld TSSOP (Pb-free)	M28.173

- 1. Refer to TB347 for details about reel specifications.
- 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), refer to the ICL3221E, ICL3222E, ICL3223E, ICL3232E, ICL3241E, ICL3243E product information pages. For more information about MSL, refer to TB363.

Absolute Maximum Ratings

V _{CC} to GND0.3V to 6V
V+ to GND0.3V to 7V
V- to GND +0.3V to -7V
V+ to V
Input Voltages
T_{IN} , $\overline{FORCEOFF}$, $FORCEON$, \overline{EN} , \overline{SHDN} 0.3V to 6V
R _{IN} ±28V
Output Voltages
T _{OUT} ±13.2V
R_{OUT} , $\overline{INVALID}$ 0.3V to V_{CC} +0.3V
Short Circuit Duration
T _{OUT} Continuous
ESD Rating See <u>"Electrical Specifications" on page 12</u>

Recommended Operating Conditions

lemperature Range	
ICL32xxECX	. 0°C to +70°C
ICL32xxEFX4	0°C to +125°C
ICL32xxEIX	40°C to +85°C
Supply Voltage (V _{CC})	3.3V or 5V
Rx Input Voltage	15V to +15V

Thermal Information

Thermal Resistance (Typical, Note 4)	Θ_{JA} (°C/W)
18 Ld PDIP Package	80
16 Ld Wide SOIC Package	100
16 Ld Narrow SOIC Package	115
18 Ld SOIC Package	75
28 Ld SOIC Package	75
16 Ld SSOP Package	135
20 Ld SSOP Package	122
16 Ld TSSOP Package	145
20 Ld TSSOP Package	140
28 Ld SSOP and TSSOP Packages	100
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65°	
Pb-Free Reflow Profile	. see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTE

4. θ_{JA} is measured with the component mounted on a low-effective thermal conductivity test board in free air. See <u>TB379</u> for details.

Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 5.5V, $C_1 - C_4 = 0.1 \mu F$; unless otherwise specified. Typicals are at $T_A = +25^{\circ}C$. Boldface limits apply across the operating temperature range.

PARAMETER	TEST CONDITIONS			MIN (<u>Note 6</u>)	TYP	MAX (<u>Note 6</u>)	UNITS
DC CHARACTERISTICS							
Supply Current, Automatic Power-Down	All R _{IN} Open, FORCEON = GND, FORCEOFF = V _{CC} (ICL3221E, ICL3223E, ICL3243E Only)			-	1.0	10	μΑ
Supply Current, Power-Down	FORCEOFF = SHDN = 0	$\overline{FORCEOFF} = \overline{SHDN} = GND \; (Except \; ICL3232E)$			1.0	10	μA
Supply Current, Automatic Power-Down	All Outputs Unloaded, FORCEON = FORCEOFF	V _{CC} = 3.0V, ICL3241, ICL3243	25	-	0.3	1.0	mA
Disabled	= SHDN = V _{CC}	$V_{CC} = 3.0V$, ICL3223	25	-	0.7	3.0	mA
			25	-	0.3	1.0	mA
LOGIC AND TRANSMITTE	R INPUTS AND RECEI	VER OUTPUTS					
Input Logic Threshold Low	T _{IN} , FORCEON, FORCEO	OFF, EN, SHDN	Full	-	-	0.8	V
Input Logic Threshold High		V _{CC} = 3.3V	Full	2.0	-	-	V
	FORCEOFF, EN, SHDN	V _{CC} = 5.0V	Full	2.4	-	-	V
Input Leakage Current	T _{IN} , FORCEON, FORCEOFF, EN, SHDN	All but ICL3232EF	Full	-	±0.01	±1.0	μΑ
	FORCEOFF, EN, SHDN	ICL3232EF	Full	-	±0.01	±10	μΑ
Output Leakage Current (Except ICL3232E)	FORCEOFF = GND or EN = V _{CC}		Full	-	±0.05	±10	μA
Output Voltage Low	I _{OUT} = 1.6mA	I _{OUT} = 1.6mA		-	-	0.4	V
Output Voltage High	I _{OUT} = -1.0mA	All but ICL3232EF	Full	V _{CC} - 0.6	V _{CC} - 0.1	-	V
		ICL3232EF	Full	V _{CC} - 0.9	V _{CC} - 0.1	-	V



Electrical Specifications Test Conditions: $V_{CC}=3.0V$ to 5.5V, C_1 - $C_4=0.1\mu F$; unless otherwise specified. Typicals are at $T_A=+25^{\circ}C$. Boldface limits apply across the operating temperature range. (Continued)

PARAMETER	TEST CO	NDITIONS	TEMP	MIN (<u>Note 6</u>)	TYP	MAX (<u>Note 6</u>)	UNITS
AUTOMATIC POWER-DO\	NN (ICL3221E, ICL32	23E. ICL3243E Only. FO	RCEON	I = GND, FO	DRCEOFF	= Vcc)	
Receiver Input Thresholds to Enable Transmitters	ICL32xxE Powers Up (se		Full	-2.7	-	2.7	V
Receiver Input Thresholds to Disable Transmitters	ICL32xxE Powers Down page 17)	ICL32xxE Powers Down (see <u>Figure 6 on</u> page 17)			-	0.3	V
INVALID Output Voltage Low	OUT = 1.6mA		Full	-	-	0.4	V
INVALID Output Voltage High	I _{OUT} = -1.0mA			V _{CC} - 0.6	-	-	V
Receiver Threshold to Transmitters Enabled Delay (t _{WU})				-	100	-	μs
Receiver Positive or Negative Threshold to INVALID High Delay (t _{INVH})				-	1	-	μs
Receiver Positive or Negative Threshold to INVALID Low Delay (t _{INVL})			25	-	30	-	μs
RECEIVER INPUTS							
Input Voltage Range			25	-25	-	25	V
Input Threshold Low	V _{CC} = 3.3V		25	0.6	1.2	-	V
	$V_{CC} = 5.0V$		25	0.8	1.5	-	V
Input Threshold High	$V_{CC} = 3.3V$		25	-	1.5	2.4	V
	$V_{CC} = 5.0V$		25	-	1.8	2.4	V
Input Hysteresis			25	-	0.5	-	V
Input Resistance			25	3	5	7	kΩ
TRANSMITTER OUTPUTS				1		1	I .
Output Voltage Swing	All Transmitter Outputs L	oaded with 3kΩ to Ground	Full	±5.0	±5.4	-	V
Output Resistance	$V_{CC} = V + = V - = 0V$, Tr	ransmitter Output = $\pm 2V$	Full	300	10M	-	Ω
Output Short-Circuit Current			Full	-	±35	±60	mA
Output Leakage Current	$V_{OUT} = \pm 12V$, $V_{CC} = 0V$ Automatic Power-Down FORCEOFF = SHDN = G	or	Full	-	-	± 25	μA
MOUSE DRIVEABILITY (I	CL324XE Only)						
Fransmitter Output Voltage See Figure 9 on page 19) $ T1_{IN} = T2_{IN} = \text{GND, } T3_{IN} = \text{V}_{CC}, T3_{OUT} \text{ Loaded with } 3k\Omega \text{ to GND, } T1_{OUT} \text{ and } T2_{OUT} \text{ Loaded with } 2.5\text{mA Each} $		Full	± 5	-	-	V	
TIMING CHARACTERISTI	cs			·		•	
Maximum Data Rate	$R_L = 3k\Omega$, $C_L = 1000pF$ Switching	, One Transmitter	Full	250	500	-	kbps
Receiver Propagation Delay	Receiver Input to	t _{PHL}	25	-	0.15	-	μs
	Receiver Output, $C_L = 150pF$	t _{PLH}	25	-	0.15	-	μs
Receiver Output Enable Time	Normal Operation (Exce	ept ICL3232E)	25	-	200	-	ns

Electrical Specifications Test Conditions: $V_{CC} = 3.0V$ to 5.5V, $C_1 - C_4 = 0.1\mu$ F; unless otherwise specified. Typicals are at $T_A = +25^{\circ}$ C. Boldface limits apply across the operating temperature range. (Continued)

PARAMETER	TEST CONDITIONS		TEMP (°C)	MIN (<u>Note 6</u>)	TYP	MAX (<u>Note 6</u>)	UNITS
Receiver Output Disable Time	Normal Operation (Except ICL3232E)		25	-	200	-	ns
Transmitter Skew	t _{PHL} to t _{PLH} (Note 5)		25	-	100	-	ns
Receiver Skew	t _{PHL} to t _{PLH}	t _{PHL} to t _{PLH}		-	50	-	ns
Transition Region Slew Rate		C _L = 150pF to 2500pF	25	4	-	30	V/µs
	$R_L = 3k\Omega$ to $7k\Omega$, Measured from 3V to -3V or -3V to 3V	C _L = 150pF to 1000pF	25	6	-	30	V/µs
ESD PERFORMANCE							
RS-232 Pins (TOUT, RIN)	Human Body Model		25	-	±15	-	kV
	IEC61000-4-2 Contact Discharge		25	-	±8	-	kV
IEC61000-4-2 Air Gap Discharge		25	-	±15	-	kV	
All Other Pins	Human Body Model		25	-	±2	-	kV

NOTES:

- 5. Transmitter skew is measured at the transmitter zero crossing points.
- 6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Detailed Description

The ICL32xxE interface ICs operate from a single +3V to +5.5V supply, guarantee a 250kbps minimum data rate, require only four small external $0.1\mu F$ capacitors, feature low power consumption, and meet all EIA RS-232C and V.28 specifications. The circuit consists of three sections: the charge-pump, transmitters, and receivers.

Charge-Pump

The ICL32xxE family uses regulated on-chip dual charge-pumps as voltage doublers, and voltage inverters to generate $\pm 5.5 V$ transmitter supplies from a V_{CC} supply as low as 3.0V. This allows these devices to maintain RS-232 compliant output levels over the $\pm 10\%$ tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small external 0.1µF capacitors for the voltage doubler and inverter functions at $V_{CC}=3.3 V$. See "Capacitor Selection" on page 18 and Table 3 on page 18 for capacitor recommendations for other operating conditions. The charge pumps operate discontinuously (they turn off as soon as the V+ and V- supplies are pumped up to the nominal values), resulting in significant power savings.

Transmitters

The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. Coupled with the on-chip ± 5.5 V supplies, these transmitters deliver true RS-232 levels across a wide range of single supply system voltages.

Except for the ICL3232E, all transmitter outputs disable and assume a high impedance state when the device

enters the power-down mode (see <u>Table 2 on page 16</u>). These outputs can be driven to $\pm 12V$ when disabled.

All devices operate at a 250kbps data rate for full load conditions (3k Ω and 1000pF), V_{CC} \geq 3.0V, with one transmitter operating at full speed. Under more typical conditions of V_{CC} \geq 3.3V, R_L = 3k Ω , and C_L = 250pF, one transmitter easily operates at 900kbps.

The transmitter inputs float if left unconnected, and can increase I_{CC} . Connect unused inputs to GND for the best performance.

Receivers

All the ICL32xxE devices contain standard inverting receivers that three-state (except for the ICL3232E) from the EN or FORCEOFF control lines. The two ICL324XE devices include noninverting (monitor) receivers (denoted by the ROUTB label) that are always active, regardless of the state of any control lines. All the receivers convert RS-232 signals to CMOS output levels and accept inputs up to $\pm 25 V$ while presenting the required $3k\Omega$ to $7k\Omega$ input impedance (see Figure 1 on page 15) even if the power is off (VCC = 0V). The receivers' Schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions.

The ICL3221E, ICL3222E, ICL3223E, and ICL3241E inverting receivers disable only when $\overline{\text{EN}}$ is driven high. The ICL3243E receiver disables during forced (manual) power-down, but not during automatic power-down (see Table 2).



The ICL3241E and ICL3243E monitor receivers remain active even during manual power-down and forced receiver disable, making them extremely useful for Ring Indicator monitoring. Standard receivers driving powered down peripherals must be disabled to prevent current flow through the peripheral's protection diodes (see Figures 2 and $\underline{3}$). This renders them useless for wake up functions, but the corresponding monitor receiver can be dedicated to this task, as shown in Figure 3.




FIGURE 1. INVERTING RECEIVER CONNECTIONS




FIGURE 2. POWER DRAIN THROUGH POWERED **DOWN PERIPHERAL**




FIGURE 3. DISABLED RECEIVERS PREVENT POWER DRAIN

Low Power Operation

These 3V devices require a nominal supply current of 0.3mA, even at $V_{CC} = 5.5V$, during normal operation (not in power-down mode). This is considerably less than the 5mA to 11mA current required by comparable 5V RS-232 devices, allowing users to reduce system power simply by switching to this family.

Pin-Compatible Replacements for 5V **Devices**

The ICL3221E, ICL3222E, ICL3232E are pin-compatible with existing 5V RS-232 transceivers. See "Features" on page 1 for more information.

The pin compatibility coupled with the low I_{CC} and wide operating supply range make the ICL32xxE potential lower power, higher performance drop-in replacements for existing 5V applications. As long as the \pm 5V RS-232 output swings are acceptable, and transmitter input pull-up resistors are not required, the ICL32xxE works in most 5V applications.

When replacing a device in an existing 5V application, you can terminate C₃ to V_{CC} as shown in the "Typical" Operating Circuits" on page 4. If possible, terminate C3 to GND for slightly better performance.

Power-Down Functionality (Except ICL3232E)

The already low current requirement drops significantly when the device enters power-down mode. In powerdown, supply current drops to 1µA because the on-chip charge pump turns off (V+ collapses to V_{CC} and Vcollapses to GND), and the transmitter outputs threestate. Inverting receiver outputs may or may not disable in power-down; refer to Table 2 for details. This micro-power mode makes these devices ideal for battery powered and portable applications.

Software Controlled (Manual) Power-Down

Most devices in the ICL32xxE family provide pins that allow the user to force the IC into the low power, standby state.

On the ICL3222E and ICL3241E, the power-down control is a simple shutdown (SHDN) pin. Driving this pin high enables normal operation, while driving it low forces the IC into its power-down state. Connect \overline{SHDN} to V_{CC} if the power-down function is not needed. Note that all the receiver outputs remain enabled during shutdown (see Table 2). For the lowest power consumption during power-down, the receivers should also be disabled by driving the EN input high (see "Receiver ENABLE Control (ICL3221E, ICL3222E, ICL3223E, and ICL3241E Only)" on page 18, and Figures 2 and 3).

The ICL3221E, ICL3223E, and ICL3243E use a two pin approach in which the FORCEON and FORCEOFF inputs determine the IC's mode. For always enabled operation, FORCEON and FORCEOFF are both strapped high. To switch between active and power-down modes, under logic or software control, only the FORCEOFF input needs to be driven. The FORCEON state is not critical, as FORCEOFF overrides FORCEON. However, if strictly manual control over power-down is desired, the user must strap FORCEON high to disable the automatic power-down circuitry. The ICL3243E inverting (standard)

receiver outputs also disable when the device is in manual power-down, eliminating the possible current path through a shutdown peripheral's input protection diode (see Figures 2 and 3).

TABLE 2. POWER-DOWN AND ENABLE LOGIC TRUTH TABLE

	DC 000								T
N/A L N/A L High-Z Active Active N/A Manual Power-Down with Receiver Disabled N/A L N/A H High-Z Active N/A Manual Power-Down with Receiver Disabled N/A H N/A L Active Active N/A Normal Operation with Receiver Disabled N/A H N/A H Active High-Z Active N/A Normal Operation with Receiver Disabled ICL3221E, ICL3223E NO H H L Active Active N/A L Normal Operation (Auto Power-Down Disabled) NO H H H Active Active N/A L Normal Operation (Auto Power-Down Disabled) Yes H L L Active Active N/A H Normal Operation (Auto Power-Down Disabled) No H L H Active Active N/A H Normal Operation (Auto Power-Down Disabled) No L X <t< th=""><th>PRESENT AT RECEIVER INPUT?</th><th>OR SHDN INPUT</th><th></th><th></th><th></th><th></th><th>OUTPUTS</th><th></th><th></th></t<>	PRESENT AT RECEIVER INPUT?	OR SHDN INPUT					OUTPUTS		
N/A		CL3241E							
	N/A	L	N/A	L	High-Z	Active	Active	N/A	Manual Power-Down
N/A	N/A	L	N/A	Н	High-Z	High-Z	Active	N/A	
No	N/A	Н	N/A	L	Active	Active	Active	N/A	Normal Operation
No	N/A	Н	N/A	Н	Active	High-Z	Active	N/A	
No H H H H Active High-Z N/A L (Auto Power-Down Disabled) Yes H L L Active Active N/A H Normal Operation (Auto Power-Down Enabled) No H L H Active High-Z N/A H Enabled) No H L L High-Z Active N/A L Power-Down Due to Auto Power-Down Due to Auto Power-Down Logic Yes L X L High-Z Active N/A H Manual Power-Down Mith Receiver Disabled No L X H High-Z High-Z N/A H Manual Power-Down With Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down Mith Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down Mith Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Disabled) Yes L X N/A High-Z Active Active L Power-Down Disabled) Yes L N/A High-Z Active Active L Power-Down Due to Auto Power-Down Disabled) No L N/A High-Z High-Z Active H Manual Power-Down Due to Auto Power-Down Due to Auto Power-Down Logic	ICL3221E, I	CL3223E							
No	No	Н	Н	L	Active	Active	N/A	L	
Yes H L H Active High-Z N/A H (Auto Power-Down Enabled) No H L L High-Z Active N/A L Power-Down Due to Auto Power-Down Logic Yes L X L High-Z N/A H Manual Power-Down Logic Yes L X L High-Z Active N/A H Manual Power-Down with Receiver Disabled No L X L High-Z Active N/A L Manual Power-Down with Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down with Receiver Disabled ICL3243E No H H N/A Active Active Active Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active H Power-Down Due to Auto Power-Down Auto Power-Down Auto Power-Down Auto Power-Down Auto Power-Down Auto Power-Down Auto P	No	Н	Н	Н	Active	High-Z	N/A	L	
No H L L High-Z Active N/A L Power-Down Due to Auto Power-Down Logic Yes L X L High-Z High-Z N/A H Manual Power-Down With Receiver Disabled No L X L High-Z Active N/A H Manual Power-Down With Receiver Disabled No L X L High-Z Active N/A L Manual Power-Down With Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down No L X H High-Z High-Z N/A L Manual Power-Down With Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down With Receiver Disabled No L X H High-Z High-Z N/A L Manual Power-Down With Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active L Power-Down Due to Auto Power-Down Logic Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	Yes	Н	L	L	Active	Active	N/A	Н	
No H L H High-Z High-Z N/A L Auto Power-Down Logic Yes L X L High-Z Active N/A H Manual Power-Down Yes L X H High-Z High-Z N/A H Manual Power-Down with Receiver Disabled No L X L High-Z Active N/A L Manual Power-Down No L X H High-Z N/A L Manual Power-Down No L X H High-Z N/A L Manual Power-Down with Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active L Power-Down Disabled No H L N/A High-Z Active Active L Manual Power-Down Disabled	Yes	Н	L	Н	Active	High-Z	N/A	Н	
No	No	Н	L	L	High-Z	Active	N/A	L	
Yes L X H High-Z High-Z N/A H Manual Power-Down with Receiver Disabled No L X L High-Z Active N/A L Manual Power-Down No L X H High-Z High-Z N/A L Manual Power-Down with Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active L Power-Down Disabled) No H L N/A High-Z Active Active L Manual Power-Down Disabled	No	Н	L	Н	High-Z	High-Z	N/A	L	
No L X L High-Z Active N/A L Manual Power-Down No L X H High-Z High-Z N/A L Manual Power-Down with Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Disabled) No H L N/A High-Z Active Active L Power-Down Due to Auto Power-Down Logic Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	Yes	L	X	L	High-Z	Active	N/A	Н	Manual Power-Down
No L X H High-Z High-Z N/A L Manual Power-Down with Receiver Disabled ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active L Power-Down Disabled) Yes L X N/A High-Z High-Z Active H Manual Power-Down Enabled	Yes	L	X	Н	High-Z	High-Z	N/A	Н	
ICL3243E No H H N/A Active Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active L Power-Down Disabled) Yes L X N/A High-Z High-Z Active H Manual Power-Down Enabled	No	L	X	L	High-Z	Active	N/A	L	Manual Power-Down
No H H N/A Active Active L Normal Operation (Auto Power-Down Disabled) Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Enabled) No H L N/A High-Z Active Active L Power-Down Due to Auto Power-Down Logic Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	No	L	Х	Н	High-Z	High-Z	N/A	L	
Yes H L N/A Active Active Active H Normal Operation (Auto Power-Down Disabled) No H L N/A High-Z Active Active L Power-Down Enabled) Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	ICL3243E	1	l .		I.		1.	I	
No H L N/A High-Z Active Active L Power-Down Logic Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	No	Н	Н	N/A	Active	Active	Active	L	(Auto Power-Down
Yes L X N/A High-Z High-Z Active H Manual Power-Down No L X N/A High-Z High-Z Active L Manual Power-Down	Yes	Н	L	N/A	Active	Active	Active	Н	(Auto Power-Down
No L X N/A High-Z High-Z Active L Manual Power-Down	No	Н	L	N/A	High-Z	Active	Active	L	Auto
	Yes	L	X	N/A	High-Z	High-Z	Active	Н	Manual Power-Down
	No	L	X	N/A	High-Z	High-Z	Active	L	Manual Power-Down

NOTE:

The INVALID output always indicates whether a valid RS-232 signal is present at any of the receiver inputs (see Table 2), providing an easy way to determine when the interface block should power down. If an interface cable is disconnected and all the receiver inputs are floating (but pulled to GND by the internal receiver pull down resistors), the INVALID logic detects the invalid levels

and drives the output low. The power management logic then uses this indicator to power down the interface block. Reconnecting the cable restores valid levels at the receiver inputs, <code>INVALID</code> switches high, and the <code>power</code> management logic wakes up the interface block. <code>INVALID</code> can also indicate the DTR or RING INDICATOR signal, as long as the other receiver inputs are floating or driven to



^{7.} Applies only to the ICL3241E and ICL3243E.

GND (as in the case of a powered down driver). Connecting FORCEOFF and FORCEON together disables the automatic power-down feature, enabling them to function as a manual SHUTDOWN input (see Figure 4).




FIGURE 4. CONNECTIONS FOR MANUAL POWER-DOWN WHEN NO VALID RECEIVER SIGNALS ARE PRESENT

With any of the control schemes, the time required to exit power-down and resume transmission is 100µs. A mouse or other application may need more time to wake up from shutdown. If automatic power-down is used, the RS-232 device reenters power-down if valid receiver levels are not reestablished within 30µs of the ICL32xxE powering up. Figure 5 illustrates a circuit that keeps the ICL32xxE from initiating automatic power-down for 100ms after powering up. This gives the slow-to-wake peripheral circuit time to reestablish valid RS-232 output levels.




FIGURE 5. CIRCUIT TO PREVENT AUTO
POWER-DOWN FOR 100ms AFTER
FORCED POWER-UP

Automatic Power-Down (ICL3221E, ICL3223E, and ICL3243E Only)

Even greater power savings are available by using the devices that feature an automatic power-down function. When no valid RS-232 voltages are sensed on any receiver input for 30µs (see Figure 6), the charge pump and transmitters power down, reducing supply current to 1µA. Invalid receiver levels occur whenever the driving peripheral's outputs are shut off (powered down) or when the RS-232 interface cable is disconnected. The ICL32xxE powers back up whenever it detects a valid RS-232 voltage level on any receiver input. This automatic power-down feature provides additional system power savings without changes to the existing operating system.




FIGURE 6. DEFINITION OF VALID RS-232 RECEIVER LEVELS

Automatic power-down operates when the FORCEON input is low and the FORCEOFF input is high. Tying FORCEON high disables automatic power-down, but manual power-down is always available with the overriding FORCEOFF input. Table 2 on page 16 summarizes the automatic power-down functionality.

Devices with the automatic power-down feature include an $\overline{\text{INVALID}}$ output signal, which switches low to indicate that invalid levels have persisted on all of the receiver inputs for more than 30µs (see $\overline{\text{Figure 7}}$). $\overline{\text{INVALID}}$ switches high 1µs after detecting a valid RS-232 level on a receiver input. $\overline{\text{INVALID}}$ operates in all modes (forced or automatic power-down, or forced on), so it is also useful for systems employing manual power-down circuitry. When automatic power-down is utilized, $\overline{\text{INVALID}} = 0$ indicates that the ICL32xxE is in power-down mode.

The time to recover from automatic power-down mode is typically $100\mu s$.




FIGURE 7. AUTOMATIC POWER-DOWN AND INVALID TIMING DIAGRAMS

Receiver ENABLE Control (ICL3221E, ICL3222E, ICL3223E, and ICL3241E Only)

The ICL3221E, ICL3222E, ICL3223E, and ICL3241E also feature an $\overline{\text{EN}}$ input to control the receiver outputs. Driving $\overline{\text{EN}}$ high disables all the inverting (standard) receiver outputs, placing them in a high impedance state. This is useful for eliminating supply current, due to a receiver output forward biasing the protection diode, when driving the input of a powered down ($V_{CC} = GND$) peripheral (see Figure 2 on page 15). The enable input has no effect on transmitter or monitor (R_{OLITB}) outputs.

Capacitor Selection

The charge pumps require $0.1\mu F$ capacitors for 3.3V operation. For other supply voltages, refer to Table 3 for capacitor values. Do not use values smaller than those listed in Table 3. Increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption. C_2 , C_3 , and C_4 can be increased without increasing C_1 's value; however, do not increase C_1 without also increasing C_2 , C_3 , and C_4 to maintain the proper ratios (C_1 to the other capacitors).

When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's Equivalent Series

Resistance (ESR) usually rises at low temperatures and it influences the amount of ripple on V+ and V-.

TABLE 3. REQUIRED CAPACITOR VALUES

V _{CC} (V)	C ₁ (μF)	C ₂ , C ₃ , C ₄ (μF)
3.0 to 3.6	0.1	0.1
4.5 to 5.5	0.047	0.33
3.0 to 5.5	0.1	0.47

Power Supply Decoupling

In most circumstances, a $0.1\mu F$ bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple V_{CC} to ground with a capacitor of the same value as the charge-pump capacitor C_1 . Connect the bypass capacitor as close as possible to the IC.

Operation Down to 2.7V

The ICL32xxE transmitter outputs meet RS-562 levels ($\pm 3.7V$) at full data rate, with V_{CC} as low as 2.7V. RS-562 levels typically ensure interoperability with RS-232 devices.

Transmitter Outputs when Exiting Power-Down

Figure 8 shows the response of two transmitter outputs when exiting power-down mode. As they activate, the two transmitter outputs properly go to opposite RS-232 levels, with no glitching, ringing, or undesirable transients. Each transmitter is loaded with $3k\Omega$ in parallel with 2500pF. Note that the transmitters enable only when the magnitude of the supplies exceeds approximately 3V.




FIGURE 8. TRANSMITTER OUTPUTS WHEN EXITING POWER-DOWN

Mouse Driveability

The ICL3241E and ICL3243E have been specifically designed to power a serial mouse while operating from low voltage supplies. Figure 9 on page 19 shows the transmitter output voltages under increasing load



current. The on-chip switching regulator ensures the transmitters supply at least $\pm5V$ during worst case conditions (15mA for paralleled V+ transmitters, 7.3mA for a single V- transmitter). The Automatic Power-Down feature does not work with a mouse, so FORCEOFF and FORCEON should be connected to VCC.




FIGURE 9. TRANSMITTER OUTPUT VOLTAGE vs LOAD CURRENT (PER TRANSMITTER, DOUBLE CURRENT AXIS FOR TOTAL V_{OUT+} CURRENT)

High Data Rates

The ICL32xxE devices maintain the RS-232 \pm 5V minimum transmitter output voltages even at high data rates. Figure 10 details a transmitter loopback test circuit, and Figure 11 illustrates the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF at 120kbps. Figure 12 shows the loopback results for a single transmitter driving 1000pF and an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver.




FIGURE 10. TRANSMITTER LOOPBACK TEST CIRCUIT




FIGURE 11. LOOPBACK TEST AT 120kbps




FIGURE 12. LOOPBACK TEST AT 250kbps

Interconnection with 3V and 5V Logic

The ICL32XX devices directly interface with 5V CMOS and TTL logic families. The AC, HC, and CD4000 outputs can drive ICL32XX inputs with the ICL32XX at 3.3V and the logic supply at 5V, but ICL32XX outputs do not reach the minimum V_{TH} for these logic families. See <u>Table 4</u>.

TABLE 4. LOGIC FAMILY COMPATIBILITY WITH VARIOUS SUPPLY VOLTAGES

SYSTEM POWER-SUPPLY VOLTAGE (V)	V _{CC} SUPPLY VOLTAGE (V)	COMPATIBILITY
3.3	3.3	Compatible with all CMOS families
5	5	Compatible with all TTL and CMOS logic families
5	3.3	Compatible with ACT and HCT CMOS, and with TTL. ICL32XX outputs are incompatible with AC, HC, and CD4000 CMOS inputs

±15kV ESD Protection

All pins on ICL32XX devices include ESD protection structures, but the ICL32xxE family incorporates advanced structures that allow the RS-232 pins (transmitter outputs and receiver inputs) to survive ESD events up to ±15kV. The RS-232 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. The ESD structures protect the device whether or not it is powered up, protect without allowing any latch-up mechanism to activate, and do not interfere with RS-232 signals as large as ±25V.

Human Body Model (HBM) Testing

This test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge through a $1.5 \mathrm{k}\Omega$ current limiting resistor, making the test less severe than the IEC61000 test which utilizes a 330Ω limiting resistor. The HBM method determines an IC's ability to withstand the ESD transients typically present during handling and manufacturing. Due to the random nature of these events, each pin is tested with respect to all other pins. The RS-232 pins on "E" family devices can withstand HBM ESD events to $\pm 15 \mathrm{kV}$.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-232 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-232 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-232 port.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The "E" device RS-232 pins withstand ±15kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than $\pm 8 \text{kV}$. All "E" family devices survive $\pm 8 \text{kV}$ contact discharges on the RS-232 pins.

Typical Performance Curves V_{CC} = 3.3V, T_A = +25°C.




FIGURE 13. TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE




FIGURE 15. SUPPLY CURRENT vs LOAD
CAPACITANCE WHEN TRANSMITTING
DATA




FIGURE 17. SUPPLY CURRENT VS LOAD
CAPACITANCE WHEN TRANSMITTING
DATA




FIGURE 14. SLEW RATE vs LOAD CAPACITANCE




FIGURE 16. SUPPLY CURRENT VS LOAD
CAPACITANCE WHEN TRANSMITTING
DATA




FIGURE 18. SUPPLY CURRENT vs SUPPLY VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

ICL3221E: 286 ICL3222E: 338 ICL3223E: 357 ICL3232E: 296 ICL324XE: 464

PROCESS:

Si Gate CMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest Rev.

DATE	REVISION	CHANGE
9/24/18	FN4910.23	-Updated on-chip voltage converter V _{CC} conditions from 2.7V to 3.3V on page 1 -Added product information page links to Related Literature section on page 1 -Updated Ordering Information table on page 8: -Added Tape and Reel (Units) column -Removed the following retired parts: -ICL3221ECA, ICL3221ECA-T -ICL3221ECA, ICL3221ECA-T -ICL3221ECV, ICL3221ECA-T -ICL3221ECA, ICL3221ECA-T -ICL3221ECA, ICL3221ECA-T -ICL3222ECV, ICL3222EIA-T -ICL3222EIA, ICL3222EIB-T -ICL3222EIA, ICL3222EIB-T -ICL3223ECV, ICL3223ECV-T -ICL3223ECV, ICL3223ECV-T -ICL3223ECV, ICL3223EIAZ-T -Added retirement notifications and replacement recommendations for the following parts: -ICL3232ECV-20Z -ICL3232ECV-20Z -ICL3232EFV-16Z -Updated R _{IN} from ±25V to ±28V in the Absolute Maximum Ratings on page 12 -Updated graphics to new standard layout and removed the dimensions table -Removed About Intersil section -Added Renesas disclaimer
12/9/15	FN4910.22	-Updated Ordering Information table starting on page 8 -Updated "Products" section to "About Intersil" -POD E18.3 updated from rev 2 to rev 3. Changes since rev 2: 1) Removed the dimension chart and replaced with new standard format values for each dimension letter. 2) Updated D dimension (in side view; length of package) from 0.845(min): 0.880(max) to 0.880(33.27)(min): 0.920(34.65)(max) 3) Change JEDEC reference from MS-001-BC issue D to MS-001-AC issue D -POD M16.173 updated from rev 1 to rev 2. Changes since rev 1: Converted to new POD format by moving dimensions from table onto drawing and adding land pattern. No dimension changesPOD M20.173 updated from rev 1 to rev 2. Changes since rev 1: Converted to new POD format by moving dimensions from table onto drawing and adding land pattern. No dimension changesPOD M28.173 udpated from rev 0 to rev 1. Changes since rev 1: Converted to new POD format by moving dimensions from table onto drawing and adding land pattern. No dimension changesPOD M28.3 updated from rev 0 to rev 1. Changes since rev 1: Added land pattern
2/22/10	FN4910.21	Revision history begins with this revision. -Converted to new Intersil template. -Added new temp grade (F = extended industrial) to ICL3232. Updated ordering info table, Operating Conditions, and added 125°C specs for input lkg currents, and rcvr output high voltage. -Pages 8-10: Removed all withdrawn devices from Ordering Information table. -Pages 12-14: Added "Boldface limits apply over the operating temperature range." to common conditions of Electrical Specs table. Replaced Note 6 "Parts are 100% tested at +25°C. Full temp limits are guaranteed by bench and tester characterization." with "Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested."


Package Outline Drawings

For the most recent package outline drawing, see **E18.3**.

E18.3

18 LEAD DUAL-IN-LINE PLASTIC PACKAGE

Rev. 3, 11/11




- ${\bf 1.} \ \ {\bf Controlling\ Dimensions:\ INCH\ (Metric\ dimensions\ in\ parentheses)}.$
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- <u>A</u> Dimensions are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5 Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. Dimensions are measured with the leads constrained to be perpendicular to datum [-C-].
- 7. Dimension measured at the lead tips with the leads unconstrained.
- Maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. Package outline compliant to JEDEC MS-001-AC ISSUE D.

Small Outline Plastic Packages (SOIC)


For the most recent package outline drawing, see M16.15.


M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 2, 11/17




M16.173 16 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 2, 5/10


For the most recent package outline drawing, see M16.173.








SIDE VIEW




- 1.00 REF



- 1. Dimension does not include mold flash, protrusions or gate burrs.

 Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.08mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in () are for reference only.
- 7. Conforms to JEDEC MO-153.

Small Outline Plastic Packages (SSOP)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

For the most recent package outline drawing, see M16.209.


M16.209 (JEDEC MO-150-AC ISSUE B) 16 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.078	-	2.00	-
A1	0.002	-	0.05	-	-
A2	0.065	0.072	1.65	1.85	-
В	0.009	0.014	0.22	0.38	9
С	0.004	0.009	0.09	0.25	-
D	0.233	0.255	5.90	6.50	3
Е	0.197	0.220	5.00	5.60	4
е	0.026	BSC	0.65	BSC	-
Н	0.292	0.322	7.40	8.20	-
L	0.022	0.037	0.55	0.95	6
N	16		1	6	7
α	0°	8°	0°	8°	-

Rev. 3 6/05

Small Outline Plastic Packages (SOIC)

For the most recent package outline drawing, see M16.3.



M16.3 (JEDEC MS-013-AA ISSUE C) 16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.3977	0.4133	10.10	10.50	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.050	BSC	1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	16		1	6	7
α	0°	8°	0°	8°	-

Rev. 1 6/05

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Small Outline Plastic Packages (SOIC)

NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

For the most recent package outline drawing, see M18.3.

M18.3 (JEDEC MS-013-AB ISSUE C)
18 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE


	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.4469	0.4625	11.35	11.75	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.050	BSC	1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	18		1	8	7
α	0°	8°	0°	8°	-


Rev. 1 6/05


M20.173

20 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 2, 5/10


For the most recent package outline drawing, see M20.173.








SIDE VIEW



- 1.00 REF-




- 1. Dimension does not include mold flash, protrusions or gate burrs.

 Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- <u>5.</u> Dimension does not include dambar protrusion. Allowable protrusion shall be 0.08mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in () are for reference only.
- 7. Conforms to JEDEC MO-153.

Shrink Small Outline Plastic Packages (SSOP)

For the most recent package outline drawing, see M20.209.



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.


M20.209 (JEDEC MO-150-AE ISSUE B) 20 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE


	INCHES MILLIM			ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.068	0.078	1.73	1.99	
A1	0.002	0.008'	0.05	0.21	
A2	0.066	0.070'	1.68	1.78	
В	0.010'	0.015	0.25	0.38	9
С	0.004	0.008	0.09	0.20'	
D	0.278	0.289	7.07	7.33	3
Е	0.205	0.212	5.20'	5.38	4
е	0.026	BSC	0.65	BSC	
Н	0.301	0.311	7.65	7.90'	
L	0.025	0.037	0.63	0.95	6
N	20			0	7
α	0 deg.	8 deg.	0 deg.	8 deg.	

Rev. 3 11/02


M28.173 28 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 1, 5/10


For the most recent package outline drawing, see M28.173.






END VIEW





DETAIL "X"




- 1. Dimension does not include mold flash, protrusions or gate burrs.

 Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- <u>5.</u> Dimension does not include dambar protrusion. Allowable protrusion shall be 0.08mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in () are for reference only.
- 7. Conforms to JEDEC MO-153.

Shrink Small Outline Plastic Packages (SSOP)

For the most recent package outline drawing, see M28.209.



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.209 (JEDEC MO-150-AH ISSUE B) 28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.078	-	2.00	-
A1	0.002	-	0.05	-	-
A2	0.065	0.072	1.65	1.85	-
В	0.009	0.014	0.22	0.38	9
С	0.004	0.009	0.09	0.25	-
D	0.390	0.413	9.90	10.50	3
Е	0.197	0.220	5.00	5.60	4
е	0.026	BSC	0.65	BSC	-
Н	0.292	0.322	7.40	8.20	-
L	0.022	0.037	0.55	0.95	6
N	28		2	28	7
α	0°	8°	0°	8°	-

Rev. 2 6/05

Small Outline Plastic Packages (SOIC)




For the most recent package outline drawing, see M28.3.

M28.3 (JEDEC MS-013-AE ISSUE C)
28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.0200	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.6969	0.7125	17.70	18.10	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.05	BSC	1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.01	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	28		2	28	7
α	0°	8 ^o	0°	8 ⁰	-

Rev. 1, 1/13

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for pration or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics Corporation TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Renesas Electronics America Inc.

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 9251 Yonge Street, St. Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207. Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9309, Fax: +60-3-7955-9501

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338