











#### SN65176B, SN75176B

SLLS101F - JULY 1985-REVISED JANUARY 2015

## **SNx5176B Differential Bus Transceivers**

#### **Features**

- **Bidirectional Transceivers**
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- ± 60-mA Max Driver Output Capability
- Thermal Shutdown Protection
- **Driver Positive and Negative Current Limiting**
- 12-kΩ Min Receiver Input Impedance
- ± 200-mV Receiver Input Sensitivity
- 50-mV Typ Receiver Input Hysteresis
- Operate From Single 5-V Supply

## **Applications**

- Chemical/Gas Sensors
- Digital Signage
- HMI (Human Machine Interfaces)
- Motor Controls: AC Induction, Brushed and Brushless DC, Low- and High-Voltage, Stepper Motors, and Permanent Magnets
- **TETRA Base Stations**
- Telecom Towers: Remote Electrical Tilt Units (RET) and Tower Mounted Amplifiers (TMA)
- Weigh Scales
- Wireless Repeaters

## 3 Description

The SN65176B and SN75176B differential bus transceivers are designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have activehigh and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . These ports feature wide positive and negative commonmode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k $\Omega$ , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

#### Device Information<sup>(1)</sup>

PART NUMBER	ER PACKAGE (PIN) BODY SIZE (NO						
SNx5176	SOIC (8)	4.90 mm x 3.91 mm					
	PDIP (8)	9.81 mm × 6.35 mm					
	SOP (8)	6.20 mm × 5.30 mm					

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematic






Table o	of Co	ntents
---------	-------	--------

1	Features 1		9.2 Functional Block Diagram	12
2	Applications 1		9.3 Feature Description	12
3	Description 1		9.4 Device Functional Modes	13
4	Simplified Schematic 1	10	Application and Implementation	14
5	Revision History2		10.1 Application Information	14
6	Pin Configuration and Functions		10.2 Typical Application	14
7	Specifications4		10.3 System Examples	15
′	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	16
	7.2 Recommended Operating Conditions	12	Layout	16
	7.3 Thermal Information		12.1 Layout Guidelines	16
	7.4 Electrical Characteristics – Driver		12.2 Layout Example	16
	7.5 Electrical Characteristics – Receiver	13	Device and Documentation Support	16
	7.6 Switching Characteristics – Driver		13.1 Related Links	
	7.7 Switching Characteristics – Receiver		13.2 Trademarks	16
	7.8 Typical Characteristics 7		13.3 Electrostatic Discharge Caution	16
8	Parameter Measurement Information9		13.4 Glossary	16
9	Detailed Description	14	Mechanical, Packaging, and Orderable Information	16
	9.1 Overview 12		IIIOIIIIauoii	10

## 5 Revision History

Changes from Revision E	(January 201	4) to Revision F
-------------------------	--------------	------------------

Page

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Moved Typical Characteristics inside of the Specifications section.

#### Changes from Revision D (April 2003) to Revision E

**Page** 


Updated document to new TI data sheet format - no specification changes.
 Deleted Ordering Information table.

Submit Documentation Feedback

Copyright © 1985–2015, Texas Instruments Incorporated



# 6 Pin Configuration and Functions



## **Pin Functions**

	PIN	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
R	1	0	Logic Data Output from RS-485 Receiver	
RE	2	1	Receive Enable (active low)	
DE	3	1	Driver Enable (active high)	
D	4	I	Logic Data Input to RS-485 Driver	
GND	5	_	Device Ground Pin	
Α	6	I/O	RS-422 or RS-485 Data Line	
В	7	I/O	RS-422 or RS-485 Data Line	
V <sub>CC</sub>	8	_	Power Input. Connect to 5-V Power Source.	

Copyright © 1985–2015, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage (2)		7	V
	Voltage range at any bus terminal	-10	15	V
$V_{I}$	Enable input voltage		5.5	V
$T_{J}$	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage			4.75	5	5.25	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (separately or common mode)		-7		12	V	
V <sub>IH</sub>	High-level input voltage	D, DE, and RE		2			V
V <sub>IL</sub>	Low-level input voltage	D, DE, and RE				8.0	V
$V_{ID}$	Differential input voltage (1)					±12	V
	High-level output current	Driver				-60	mA
ГОН		Receiver				-400	μΑ
	Lauriana antoni anno at	Driver				60	A
I <sub>OL</sub>	Low-level output current	Receiver				8	mA
		SN65176B		-40		105	°C
IA	Operating free-air temperature	SN75176B		0		70	-0

<sup>(1)</sup> Differential input/output bus voltage is measured at the non-inverting terminal A, with respect to the inverting terminal B.

### 7.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BD	BP	BPS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97	85	95	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

<sup>(2)</sup> All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.



#### 7.4 Electrical Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vo	Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5	3.6	6	V
1)/ 1	Differential output valtees	$R_L = 100 \Omega$ , see Figur	e 10	$^{1\!\!/_{\!\!2}}$ V <sub>OD1</sub> or 2 $^{(3)}$			V
$ V_{OD2} $	Differential output voltage	$R_L = 54 \Omega$ , see Figure	10	1.5	2.5	5	V
$V_{OD3}$	Differential output voltage	See (4)		1.5		5	V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage (5)	$R_L = 54 \Omega \text{ or } 100 \Omega, \text{ s}$	$R_L$ = 54 Ω or 100 Ω, see Figure 10			±0.2	V
$V_{OC}$	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega, \text{ s}$	ee Figure 10	-1		+3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage (5)	$R_L$ = 54 $\Omega$ or 100 $\Omega$ , see Figure 10				±0.2	V
	Output ourrant	Output disabled <sup>(6)</sup>	V <sub>O</sub> = 12 V			1	A
I <sub>O</sub>	Output current	Output disabled (*)	$V_O = -7 V$			-0.8	mA
I <sub>IH</sub>	High-level input current	$V_1 = 2.4 \text{ V}$				20	μΑ
I <sub>IL</sub>	Low-level input current	$V_1 = 0.4 \ V$				-400	μA
		$V_O = -7 V$				-250	
	Chart singuit autout aurona	$V_O = 0$				-150	A
I <sub>OS</sub>	Short-circuit output current	$V_O = V_{CC}$				250	mA
		V <sub>O</sub> = 12 V				250	
	Cumply ourrent (total nastrans)	No lood	Outputs enabled		42	70	
I <sub>CC</sub>	Supply current (total package)	No load	Outputs disabled		26	35	mA

<sup>(1)</sup> The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and

<sup>(4)</sup> 

All typical values are at  $V_{CC} = 5$  V and  $T_A = 25^{\circ}C$ . The minimum  $V_{OD2}$  with a  $100 \cdot \Omega$  load is either  $\frac{1}{2}$   $V_{OD1}$  or 2 V, whichever is greater. See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level

This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.



## 7.5 Electrical Characteristics - Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_{O} = 2.7 \text{ V}, I_{O} = -0.4 \text{ mA}$				0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage	$V_O = 0.5 \text{ V}, I_O = 8 \text{ mA}$		-0.2 <sup>(2)</sup>			V
V <sub>hys</sub>	Input hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				50		mV
V <sub>IK</sub>	Enable Input clamp voltage	I <sub>I</sub> = -18 mA	I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A}, \text{s}$	see Figure 11	2.7			V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} = 8 \text{ mA}, \text{ see}$	$V_{ID} = -200 \text{ mV}, I_{OL} = 8 \text{ mA}, \text{ see Figure 11}$			0.45	V
loz	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4 V	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$			±20	μA
	Line Second comment	Other (2004)	V <sub>I</sub> = 12 V			1	0
l <sub>l</sub>	Line input current	Other input = 0 V <sup>(3)</sup>	V <sub>I</sub> = -7 V			-0.8	mA
I <sub>IH</sub>	High-level enable input current	V <sub>IH</sub> = 2.7 V				20	μA
I <sub>IL</sub>	Low-level enable input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
r <sub>l</sub>	Input resistance	V <sub>I</sub> = 12 V		12			kΩ
Ios	Short-circuit output current			-15		-85	mA
	Supply current (total package)	No. In a d	Outputs enabled		42	55	0
Icc		No load Outputs disabled			26	35	mA

<sup>1)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## 7.6 Switching Characteristics – Driver

 $V_{CC} = 5 \text{ V}, R_L = 110 \Omega, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(OD)}$	Differential-output delay time	$R_L = 54 \Omega$ , see Figure 12		15	22	ns
$t_{t(OD)}$	Differential-output transition time	$R_L = 54 \Omega$ , see Figure 12		20	30	ns
$t_{PZH}$	Output enable time to high level	See Figure 13		85	120	ns
$t_{PZL}$	Output enable time to low level	See Figure 14		40	60	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 13		150	250	ns
$t_{PLZ}$	Output disable time from low level	See Figure 14		20	30	ns

## 7.7 Switching Characteristics – Receiver

 $V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V 0 to 2 V 000 Figure 45		21	35	20
$t_{PHL}$	Propagation delay time, high- to low-level output	V <sub>ID</sub> = 0 to 3 V, see Figure 15		23	35	ns
$t_{PZH}$	Output enable time to high level	See Figure 46		10	20	20
$t_{PZL}$	Output enable time to low level	See Figure 16		12	20	ns
$t_{\text{PHZ}}$	Output disable time from high level	Con Figure 46		20	35	
t <sub>PLZ</sub>	Output disable time from low level	See Figure 16		17	25	ns


Product Folder Links: SN65176B SN75176B

<sup>(2)</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>(3)</sup> This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.



## 7.8 Typical Characteristics







Figure 2. Driver Low-Level Output Voltage
vs
Low-Level Output Current








Figure 3. Driver Differential Output Voltage
vs
Output Current

Figure 4. Receiver High-Level Output Voltage
vs
High-Level Output Current






SN75176B device.

Figure 5. Receiver High-Level Output Voltage vs
Free-Air Temperature

Figure 6. Receiver Low-Level Output Voltage vs
Low-Level Output Current



## **Typical Characteristics (continued)**





## **Parameter Measurement Information**




Figure 10. Driver  $V_{\text{OD}}$  and  $V_{\text{OC}}$ 






Figure 11. Receiver VOH and VOL



- C<sub>L</sub> includes probe and jig capacitance.
- The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .

Figure 12. Driver Test Circuit and Voltage Waveforms




- C<sub>L</sub> includes probe and jig capacitance.
- The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, t<sub>r</sub> ≤ 6 ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .

Figure 13. Driver Test Circuit and Voltage Waveforms




## **Parameter Measurement Information (continued)**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

Figure 14. Driver Test Circuit and Voltage Waveforms




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

Figure 15. Receiver Test Circuit and Voltage Waveforms



## **Parameter Measurement Information (continued)**



#### **VOLTAGE WAVEFORMS**

- A.  $C_L$  includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

Figure 16. Receiver Test Circuit and Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview


The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12  $k\Omega$ , an input sensitivity of  $\pm 200$  mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B devices can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

## 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Driver

The driver converts a TTL logic signal level to RS-422 and RS-485 compliant differential output. The TTL logic input, DE pin, can be used to turn the driver on and off.

Table 1. Driver Function Table (1)

INPUT	ENABLE	DIFFERENTIAL OUTPUTS			
D	DE	Α	В		
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		

(1) H = high level,

L = low level,

X = irrelevant,

Z = high impedance (off)



#### 9.3.2 Receiver

The receiver converts a RS-422 or RS-485 differential input voltage to a TTL logic level output. The TTL logic input, RE pin, can be used to turn the receiver logic output on and off.

Table 2. Receiver Function Table (1)

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
-0.2 V < V <sub>ID</sub> < 0.2 V	L	U
V <sub>ID</sub> ≤ -0.2 V	L	L
X	Н	Z
Open	L	U

<sup>(1)</sup> H = high level,

### 9.4 Device Functional Modes

#### 9.4.1 Device Powered

Both the driver and receiver can be individually enabled or disabled in any combination. DE and  $\overline{RE}$  can be connected together for a single port direction control bit.

### 9.4.2 Device Unpowered

The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ .

### 9.4.3 Symbol Cross Reference

**Table 3. Symbol Equivalents** 

DATA SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V <sub>O</sub>	$V_{oa}, V_{ob}$	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	$V_{o}$	V <sub>o</sub>
V <sub>OD2</sub>	$V_t \circledast_L = 100 \Omega$	$V_t \otimes_L = 54 \Omega$
V <sub>OD3</sub>		V <sub>t</sub> (test termination measurement 2)
$\Delta  V_{OD} $	$   V_t  -  \overline{V}_t   $	$   V_t -  \overline{V}_t   $
V <sub>OC</sub>	V <sub>os</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	$ V_{os} - \overline{V}_{os} $	$ V_{os} - \overline{V}_{os} $
Ios	I <sub>sa</sub>  ,  I <sub>sb</sub>	
I <sub>O</sub>	$ I_{xa} ,  I_{xb} $	I <sub>ia</sub> , I <sub>ib</sub>

ruments Incorporated Submit Documentation Feedback

Product Folder Links: SN65176B SN75176B

L = low level

U = low level,U = unknown,

Z = high impedance (off)



## 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The device can be used in RS-485 and RS-422 physical layer communications.

## 10.2 Typical Application



The line should be terminated at both ends in its characteristic impedance  $@_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.

Figure 17. Typical RS-485 Application Circuit

#### 10.2.1 Design Requirements

- 5-V power source
- RS-485 bus operating at 10 Mbps or less
- Connector that ensures the correct polarity for port pins
- · External fail safe implementation


## 10.2.2 Detailed Design Procedure

- Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line
- If desired, add external fail-safe biasing to ensure +200 mV on the A-B port.



## **Typical Application (continued)**

## 10.2.3 Application Curves



## 10.3 System Examples




Figure 19. Schematics of Inputs and Outputs



## 11 Power Supply Recommendations


Power supply should be 5V with a tolerance less than 10%

## 12 Layout

### 12.1 Layout Guidelines

Traces from device pins A and B to connector must be short and capable of 250 mA maximum current.

## 12.2 Layout Example



**Layout Diagram** 

## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65176B	Click here	Click here	Click here	Click here	Click here
SN75176B	Click here	Click here	Click here	Click here	Click here

## 13.2 Trademarks

All trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 1985–2015, Texas Instruments Incorporated





24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN65176BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Sample
SN65176BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Sampl
SN65176BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Sampl
SN65176BDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Sampl
SN65176BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Samp
SN65176BP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	SN65176BP	Samp
SN75176BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samp
SN75176BP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75176BP	Samp
SN75176BPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75176BP	Samp
SN75176BPSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	A176B	Samp
SN75176BPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	A176B	Samp

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



## PACKAGE OPTION ADDENDUM

24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2018

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65176BDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Dec-2018



\*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITITAL							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65176BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65176BDRG4	SOIC	D	8	2500	340.5	338.1	20.6
SN75176BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75176BDRG4	SOIC	D	8	2500	340.5	338.1	20.6

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated