

# Ultra-Low Power Integrated 300-510MHz Transceiver

# **General Description**

The RF64 is a low cost single-chip transceiver operating in the frequency ranges from 300MHz to 510MHz. The RF64 is optimized for very low power consumption (3mA in receiver mode). It incorporates a baseband modem with data rates up to 150 kb/s. Data handling features include a sixty-four byte FIFO, packet handling, automatic CRC generation and data whitening. Its highly integrated architecture allows for minimum external component count whilst maintaining design flexibility. All major RF communication parameters are programmable and most of them may be dynamically set. It complies with European (ETSI EN 300-220 V2.1.1) and North American (FCC part 15.247 and 15.249) regulatory standards.

# **Ordering Information**

Table 1: Ordering Information

Part number	Delivery	Minimum Order Quantity / Multiple
RF64	Tape & Reel	3000 pieces

- TQFN-32 package Operating range [-40;+85°C]
- Trefers to Lead Free packaging
- This device is WEEE and RoHS compliant


# **Application Circuit Schematic**

# Features

- Low Rx power consumption: 3mA
- Low Tx power consumption: 25 mA @ +10 dBm
- Good reception sensitivity: down to -104 dBm at 25 kb/s in FSK, -110 dBm at 2kb/s in OOK
- Programmable RF output power: up to +12.5 dBm in 8 steps
- Packet handling feature with data whitening and automatic CRC generation
- RSSI (Received Signal Strength Indicator)
- Bit rates up to 150 kb/s, NRZ coding
- On-chip frequency synthesizer
- FSK and OOK modulation
- Incoming sync word recognition
- Built-in Bit-Synchronizer for incoming data and clock synchronization and recovery
- 5 x 5 mm TQFN package
- Optimized Circuit Configuration for Low-cost applications

# Applications

- Wireless alarm and security systems
- Wireless sensor networks
- Automated Meter Reading
- Home and building automation
- Industrial monitoring and control
- Remote Wireless Control
- Active RFID PHY





# **Table of Contents**

1. General Description
1.1. Simplified Block Diagram5
1.2. Pin Diagram
1.3. Pin Description7
2. Electrical Characteristics
2.1. ESD Notice
2.2. Absolute Maximum Ratings
2.3. Operating Range
2.4. Chip Specification
2.4.1. Power Consumption
2.4.2. Frequency Synthesis
2.4.3. Transmitter
2.4.4. Receiver
2.4.5. Digital Specification
3. Architecture Description
2.1 Dower Supply Strategy 12
3.1. Power Supply Strategy
3.2. Frequency Synthesis Description
3.2.1. Reference Oscillator
3.2.2. CLKOUT Output
3.2.3. PLL Architecture
3.2.4. PLL Tradeoffs 14
3.2.5. Voltage Controlled Oscillator15
3.2.6. PLL Loop Filter 16
3.2.7. PLL Lock Detection Indicator
3.2.8. Frequency Calculation
3.3. Transmitter Description
3.3.1. Architecture Description
3.3.2. Bit Rate Setting
3.3.3. Alternative Settings 19
3.3.4. Fdev Setting in FŠK Mode 19
3.3.5. Fdev Setting in OOK Mode
3.3.6. Interpolation Filter
3.3.7. Power Amplifier
3.3.8. Common Input and Output Front-End
3.4. Receiver Description
3.4.1. Architecture
3.4.2. LNA and First Mixer
3.4.3. IF Gain and Second I/Q Mixer
3.4.4. Channel Filters
3.4.5. Channel Filters Setting in FSK Mode
3.4.6. Channel Filters Setting in OOK Mode
3.4.7. RSSI
3.4.8. Fdev Setting in Receive Mode
3.4.9. FSK Demodulator
3.4.10. OOK Demodulator
3.4.11. Bit Synchronizer
3.4.12. Alternative Settings 32
3.4.13. Data Output 32
4. Operating Modes
4.1. Modes of Operation 33
4.2. Digital Pin Configuration vs. Chip Mode
5. Data Processing
5.1. Overview
5.1.1. Block Diagram 34
5.1.2. Data Operation Modes
5.2. Control Block Description
5.2.1. SPI Interface
5.2.2. FIFO
5.2.3. Sync Word Recognition
5.2.4. Packet Handler

5.2.5. Control40
5.3. Continuous Mode41
5.3.1. General Description41
5.3.2. Tx Processing
5.3.3. Rx Processing
5.3.4. Interrupt Signals Mapping42
5.3.5. uC Connections
5.3.6. Continuous Mode Example
5.4. Buffered Mode
5.4.1. General Description44
5.4.2. Tx Processing
5.4.3. Rx Processing
5.4.4. Interrupt Signals Mapping
5.4.5. uC Connections47
5.4.6. Buffered Mode Example47
5.5. Packet Mode
5.5.1. General Description49
5.5.2. Packet Format49
5.5.3. Tx Processing51
5.5.4. Rx Processing51
5.5.5. Packet Filtering52
5.5.6. DC-Free Data Mechanisms53
5.5.7. Interrupt Signal Mapping54
5.5.8. uC Connections
5.5.9. Packet Mode Example56
5.5.10. Additional Information56
6. Configuration and Status Registers
6.1. General Description
6.2. Main Configuration Register - MCParam
6.3. Interrupt Configuration Parameters - IRQParam
6.4. Receiver Configuration parameters - RXParam
6.5. Sync Word Parameters - SYNCParam
6.6. Transmitter Parameters - TXParam
6.7. Oscillator Parameters - OSCParam
6.8. Packet Handling Parameters – PKTParam
7. Application Information
7.1. Crystal Resonator Specification
7.2. Software for Frequency Calculation
7.2.1. GUI
7.2.2dll for Automatic Production Bench
7.3. Switching Times and Procedures
7.3.1. Optimized Receive Cycle
7.3.2. Optimized Transmit Cycle
7.3.3. Transmitter Frequency Hop Optimized Cycle69
7.3.4. Receiver Frequency Hop Optimized Cycle
7.3.4. Receiver Frequency Hop Optimized Cycle70 7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles71
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72
7.3.4. Receiver Frequency Hop Optimized Cycle
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73         7.5.2. PCB Layout       73
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73         7.5.2. PCB Layout       73         7.5.3. Bill Of Material       74
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73         7.5.2. PCB Layout       73
7.3.4. Receiver Frequency Hop Optimized Cycle       70         7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles       71         7.4. Reset of the Chip       72         7.4.1. POR       72         7.4.2. Manual Reset       72         7.5. Reference Design       73         7.5.1. Application Schematic       73         7.5.2. PCB Layout       73         7.5.3. Bill Of Material       74         8. Packaging Information       75
7.3.4. Receiver Frequency Hop Optimized Cycle



# **Index of Figures**

Figure 1: RF64 Simplified Block Diagram	5
Figure 2: RF64 Pin Diagram	
Figure 3: RF64 Detailed Block Diagram	12
Figure 4: Power Supply Breakdown	
Figure 5: Frequency Synthesizer Description	14
Figure 6: LO Generator	14
Figure 7: Loop Filter	16
Figure 8: Transmitter Architecture	
Figure 9: I(t), Q(t) Overview	18
Figure 10: PA Control	21
Figure 11: Optimal Load Impedance Chart	
Figure 12: Recommended PA Biasing and Output Matching	22
Figure 13: Front-end Description	
Figure 14: Receiver Architecture	
Figure 15: FSK Receiver Setting	
Figure 16: OOK Receiver Setting	23
Figure 17: Active Channel Filter Description	24
Figure 18: Butterworth Filter's Actual BW	26
Figure 19: Polyphase Filter's Actual BW	26
Figure 20: RSSI Dynamic Range	27
Figure 21: RSSI IRQ Timings	
Figure 22: OOK Demodulator Description	
Figure 23: Floor Threshold Optimization	
Figure 24: BitSync Description	
Figure 25: RF64's Data Processing Conceptual View	
Figure 26: SPI Interface Overview and uC Connections	
Figure 27: Write Register Sequence	
Figure 28: Read Register Sequence	
Figure 29: Write Bytes Sequence (ex: 2 bytes)	
Figure 30: Read Bytes Sequence (ex: 2 bytes)	
Figure 31: FIFO and Shift Register (SR)	
Figure 32: FIFO Threshold IRQ Source Behavior	39

Figure 33: Sync Word Recognition	40
Figure 34: Continuous Mode Conceptual View	
Figure 35: Tx Processing in Continuous Mode	
Figure 36: Rx Processing in Continuous Mode	
Figure 37: uC Connections in Continuous Mode	
Figure 38: Buffered Mode Conceptual View	
Figure 39: Tx processing in Buffered Mode (FIFO size = 16,	
Tx_start_irq_0=0)	45
Figure 40: Rx Processing in Buffered Mode (FIFO size=16,	
Fifo_fill_method=0)	46
Figure 41: uC Connections in Buffered Mode	
Figure 42: Packet Mode Conceptual View	49
Figure 43: Fixed Length Packet Format	50
Figure 44: Variable Length Packet Format	
Figure 45: CRC Implementation	53
Figure 46: Manchester Encoding/Decoding	
Figure 47: Data Whitening	54
Figure 48: uC Connections in Packet Mode	55
Figure 49: Optimized Rx Cycle	
Figure 50: Optimized Tx Cycle	68
Figure 51: Tx Hop Cycle	
Figure 52: Rx Hop Cycle	70
Figure 53: Rx => Tx => Rx Cycle	71
Figure 54: POR Timing Diagram	
Figure 55: Manual Reset Timing Diagram	
Figure 56: Reference Design Circuit Schematic	
Figure 57: Reference Design's Stackup	74
Figure 58: Reference Design Layout (top view)	74
Figure 59: Package Outline Drawing	
Figure 60: PCB Land Pattern	75



# **Index of Tables**

Table 1: Ordering Information	1
Table 2: RF64 Pinouts	7
Table 3: Absolute Maximum Ratings	8
Table 4: Operating Range	8
Table 5: Power Consumption Specification	8
Table 6: Frequency Synthesizer Specification	9
Table 7: Transmitter Specification	9
Table 8: Receiver Specification	
Table 9: Digital Specification	
Table 10: MCParam_Freq_band Setting	15
Table 11: PA Rise/Fall Times	20
Table 12: Operating Modes	33
Table 13: Pin Configuration vs. Chip Mode	
Table 14: Data Operation Mode Selection	35
Table 15: Config vs. Data SPI Interface Selection	36
Table 16: Status of FIFO when Switching Between Different	
Modes of the Chip	39
Table 17: Interrupt Mapping in Continuous Rx Mode	42
Table 18: Interrupt Mapping in Continuous Tx Mode	

# Acronyms

BOM	Bill Of Materials
BR	Bit Rate
BW	Bandwidth
CCITT	Comité Consultatif International Téléphonique et Télégraphique - ITU
CP	Charge Pump
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
DDS	Direct Digital Synthesis
DLL	Dynamically Linked Library
ERP	Equivalent Radiated Power
ETSI	European Telecommunications Standards Institute
FCC	Federal Communications Commission
Fdev	Frequency Deviation
FIFO	First In First Out
FS	Frequency Synthesizer
FSK	Frequency Shift Keying
GUI	Graphical User Interface
IC	Integrated Circuit
ID	IDentificator
IF	Intermediate Frequency
IRQ	Interrupt ReQuest
ITU	International Telecommunication Union
LFSR	Linear Feedback Shift Register
LNA	Low Noise Amplifier

Table 19: Relevant Configuration Registers in Continuous Mod	
(data processing related only)	43
Table 20: Interrupt Mapping in Buffered Rx and Stby Modes	46
Table 21: Interrupt Mapping in Tx Buffered Mode	46
Table 22: Relevant Configuration Registers in Buffered Mode (d	data
processing related only)	47
Table 23: Interrupt Mapping in Rx and Stby in Packet Mode	55
Table 24: Interrupt Mapping in Tx Packet Mode	55
Table 25: Relevant Configuration Registers in Packet Mode (da	
processing related only)	56
Table 26: Registers List	
Table 27: MCParam Register Description	
Table 28: IRQParam Register Description	60
Table 29: RXParam Register Description	62
Table 30: SYNCParam Register Description	63
Table 31: TXParam Register Description	64
Table 32: OSCParam Register Description	64
Table 33: PKTParam Register Description	65
Table 34: Crystal Resonator Specification	66
Table 35: Reference Design BOM	

LO	Local Oscillator
LSB	Least Significant Bit
MSB	Most Significant Bit
NRZ	Non Return to Zero
NZIF	Near Zero Intermediate Frequency
OOK	On Off Keying
PA	Power Amplifier
PCB	Printed Circuit Board
PFD	Phase Frequency Detector
PLL	Phase-Locked Loop
POR	Power On Reset
RBW	Resolution BandWidth
RF	Radio Frequency
RSSI	Received Signal Strength Indicator
Rx	Receiver
SAW	Surface Acoustic Wave
SPI	Serial Peripheral Interface
SR	Shift Register
Stby	Standby
Tx	Transmitter
uC	Microcontroller
VCO	Voltage Controlled Oscillator
XO	Crystal Oscillator
XOR	eXclusive OR



This product datasheet contains a detailed description of the RF64 performance and functionality.

# **1. General Description**

The RF64 is a single chip FSK and OOK transceiver capable of operation in the 300 to 510MHz license free ISM frequency bands. It complies with both the relevant European and North American standards, EN 300-220 V2.1.1 (June 2006 release) and FCC Part 15 (10-1-2006 edition). A unique feature of this circuit is its extremely low current consumption in receiver mode of only 3mA (typ).

The RF64 comes in a 5x5 mm TQFN-32 package.

# 1.1. Simplified Block Diagram




Figure 1: RF64 Simplified Block Diagram



# 1.2. Pin Diagram

The following diagram shows the pins arrangement of the QFN package, top view.




Figure 2: RF64 Pin Diagram

Notes:

- yyww refers to the date code
- ----- refers to the lot number

Page 6 of 76



# 1.3. Pin Description

Table 2: RF64 Pinouts

Number	Name	Туре	Description
0	GND	I	Exposed ground pad
1	TEST5	I/O	Connect to GND
2	TEST1	I/O	Connect to GND
3	VR_VCO	0	Regulated supply of the VCO
4	VCO_M	I/O	VCO tank
5	VCO_P	I/O	VCO tank
6	LF_M	I/O	PLL loop filter
7	LF_P	I/O	PLL loop filter
8	TEST6	I/O	Connect to GND
9	TEST7	I/O	Connect to GND
10	XTAL_P	I/O	Crystal connection
11	XTAL_M	I/O	Crystal connection
12	TEST0	l	Connect to GND
13	TEST8	I/O	POR. Do not connect if unused
14	NSS_CONFIG	I	SPI CONFIG enable
15	NSS_DATA	l	SPI DATA enable
16	MISO	0	SPI data output
17	MOSI	l	SPI data input
18	SCK	I	SPI clock input
19	CLKOUT	0	Clock output
20	DATA	I/O	NRZ data input and output (Continuous mode)
21	IRQ_0	0	Interrupt output
22	IRQ_1	0	Interrupt output
23	PLL_LOCK	0	PLL lock detection output
24	TEST2	0	No connect
25	TEST3	I/O	Connect to GND
26	VDD	I	Supply voltage
27	VR_1V	0	Regulated supply of the analog circuitry
28	VR_DIG	0	Regulated supply of digital circuitry
29	VR_PA	0	Regulated supply of the PA
30	TEST4	I/O	Connect to GND
31	NC	-	Connect to GND
32	RFIO	I/O	RF input/output

Note: pin 13 (Test 8) can be used as a manual reset trigger. See section 7.4.2 for details on its use.



# 2. Electrical Characteristics

# 2.1. ESD Notice



The RF64 is a high performance radio frequency device. It satisfies:

- Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model), except on pins 3-4-5-27-28-29-32 where it satisfies Class 1A.
- Class III of the JEDEC standard JESD22-C101C (Charged Device Model) on all pins. It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

# 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 3: Absolute Maximum Ratings

Symbol	Description	Min	Max	Unit
VDDmr	Supply voltage	-0.3	3.7	V
Tmr	Storage temperature	-55	125	°C
Pmr	Input level	-	0	dBm

# 2.3. Operating Range

Table 4: Operating Range

Symbol	Description	Min	Max	Unit
VDDop	Supply Voltage	2.1	3.6	V
Trop	Temperature	-40	+85	°C
ML	Input Level	-	0	dBm

# 2.4. Chip Specification

Conditions: Temp = 25 °C, VDD = 3.3 V, crystal frequency = 12.8 MHz, carrier frequency = 434 MHz, modulation FSK, data rate = 25 kb/s, Fdev = 50 kHz, fc = 100 kHz, unless otherwise specified.

## 2.4.1. Power Consumption

Symbol	Description	Conditions	Min	Тур	Max	Unit
IDDSL	Supply current in sleep mode		-	0.1	2	μA
IDDST	Supply current in standby mode, CLKOUT disabled	Crystal oscillator running	-	65	85	μA
IDDFS	Supply current in FS mode	Frequency synthesizer running	-	1.3	1.7	mA
IDDR	Supply current in receiver mode		-	3.0	3.5	mA
IDDT	Supply current in	Output power = $+10 \text{ dBm}$ Output power = $1 \text{dBm}^{(1)}$	-	25	30	mA
	transmitter mode	Output power = 1dBm <sup>(1)</sup>	-	16	21	mA

<sup>(1)</sup> Guaranteed by design and characterization

Page 8 of 76



# 2.4.2. Frequency Synthesis

Table 6: Frequency Synthesizer Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
			300	-	330	MHz
			320	-	350	MHz
FR	Frequency ranges	Programmable ,	350	-	390	MHz
	Thequency ranges	(may require specific BOM)	390	-	430	MHz
			430	-	470	MHz
			470	-	510	MHz
BR_F	Bit rate (FSK)	NRZ	0.78	-	150	Kb/s
BR_O	Bit rate (OOK)	NRZ	0.78	-	32	Kb/s
FDA	Frequency deviation (FSK)		33	50	200	kHz
XTAL	Crystal oscillator frequency		9	12.8	15	MHz
FSTEP	Frequency synthesizer step	Variable, depending on the frequency.	-	2	-	kHz
TS_OSC	Oscillator wake-up time	From Sleep mode <sup>(1)</sup>	-	1.5	5	ms
TS_FS	Frequency synthesizer wake-up time at most 10 kHz away from the target	From Stby mode	-	500	800	μs
		200 kHz step	-	180	-	μs
		1 MHz step	-	200	-	μs
	Frequency synthesizer hop	5 MHz step	-	250	-	μs
TS_HOP	time at most 10 kHz away	7 MHz step	-	260	-	μs
	from the target	12 MHz step	-	290	-	μs
		20 MHz step	-	320	-	μs
		27 MHz step	-	340	-	μs

<sup>(1)</sup>Guaranteed by design and characterization

# 2.4.3. Transmitter

Table 7: Transmitter Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
RFOP	RF output power,	Maximum power setting	-	+12.5	-	dBm
RFUP	programmable with 8 steps of typ. 3dB	Minimum power setting	-	-8.5	-	dBm
PN	Phase noise	Measured with a 600 kHz offset, at the transmitter output.	-	-112	-	dBc/Hz
SPT	Transmitted spurious	At any offset between 200 kHz and 600 kHz, unmodulated carrier, Fdev = 50 kHz.	-	-	-47	dBc
TS_TR <sup>(1)</sup>	Transmitter wake-up time	From FS to Tx ready.	-	120	500	μs
TS_TR2 <sup>(1)</sup>	Transmitter wake-up time	From Stby to Tx ready.	-	600	900	μs

<sup>(1)</sup>Guaranteed by design and characterization

Page 9 of 76



### 2.4.4. Receiver

On the following table, fc and fo describe the bandwidth of the active channel filters as described in section 3.4.4.2. All sensitivities are measured receiving a PN15 sequence, for a BER of 0.1.%

Table 8: Receiver Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
-		434 MHz, BR=25 kb/s, Fdev =50 kHz, fc=100 kHz	-	-104	-	dBm
RFS_F	Sensitivity (FSK)		-	-	-	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-	-	-	
			-	-	-	
		434 MHz, 2kb/s NRZ fc-fo=50 kHz, fo=50 kHz	-	-110	-	dBm
RFS_O	Sensitivity (OOK)		-	-	-	
			-	-	-	
			-	-	-	
CCR	Co-channel rejection	Modulation as wanted signal	-	-12	-	dBc
	Adjacent channel	Offset = 300 kHz	-	-	-	dB
ACR	rejection	Offset = 600 kHz	-	42	-	dB
	Tejection	Offset = 1.2 MHz	-	53	-	dB
	Blocking immunity	Offset = 1 MHz,	_	53	-	dBc
		unmodulated	-	- 55	-	UDC
BI		Offset = 2 MHz,	-	_	_	
Ы		unmodulated, no SAW	_	-	-	
		Offset = 10 MHz,	-	-	-	
		unmodulated, no SAW	_	_	_	
RXBW F <sup>(1,2)</sup>	Receiver bandwidth in	Single side BW	50	-	250	kHz
	FSK mode	Polyphase Off	00		200	1012
RXBW_O <sup>(1,2)</sup>	Receiver bandwidth in	Single side BW	50	50 -	400	kHz
10/211_0	OOK mode	Polyphase On	00		100	14.12
IIP3	Input 3 <sup>rd</sup> order intercept	Interferers at 1MHz and	-	-28	-	dBm
	point	1.950 MHz offset		_		
TS_RE <sup>(1)</sup>	Receiver wake-up time	From FS to Rx ready	-	280	500	μs
TS_RE2 <sup>(1)</sup>	Receiver wake-up time	From Stby to Rx ready	-	600	900	μs
		200 kHz step	-	400	-	μs
		1MHz step	-	400	-	μs
	Receiver hop time from	5MHz step	-	460	-	μs
TS_RE_HOP	Rx ready to Rx ready with	7MHz step	-	480	-	μs
	a frequency hop	12MHz step	-	520	-	μs
		20MHz step	-	550	-	μs
		27MHz step	-	600	-	μs
TS_RSSI	RSSI sampling time	From Rx ready	-	-	1/Fdev	S
DR_RSSI	RSSI dynamic Range	Ranging from sensitivity	-	70	-	dB

<sup>(1)</sup> Information from design and characterization <sup>(2)</sup> This reflects the whole receiver bandwidth, as described in sections 3.4.4.1 and 3.4.4.2



# 2.4.5. Digital Specification

Conditions: Temp = 25 °C, VDD = 3.3 V, crystal frequency = 12.8 MHz, unless otherwise specified.

Table 9: Digital Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit
VIH	Digital input level high		0.8*VDD	-	-	V
VIL	Digital input level low		-	-	0.2*VDD	V
VOH	Digital output level high	Imax=1mA	0.9*VDD	-	-	V
VOL	Digital output level low	Imax=-1mA	-	-	0.1*VDD	V
SCK_CONFIG	SPI Config. clock frequency		-	-	6	MHz
SCK_DATA	SPI data clock frequency		-	-	1	MHz
T_DATA	DATA hold and setup time		2	-	-	μs
T_MOSI_C	MOSI setup time for SPI Config.		250	-	-	ns
T_MOSI_D	MOSI setup time for SPI Data.		312	-	-	ns
T_NSSC_L	NSS_CONFIG low to SCK rising edge. SCK falling edge to NSS_CONFIG high.		500	-	-	ns
T_NSSD_L	NSS_DATA low to SCK rising edge. SCK falling edge to NSS_DATA high.		625	-	-	ns
T_NSSC_H	NSS_CONFIG rising to falling edge.		500	-	-	ns
T_NSSD_H	NSS_DATA rising to falling edge.		625	-	-	ns

Note: on pin 10 (XTAL\_P) and 11 (XTAL\_N), maximum voltages of 1.8V can be applied.



# 3. Architecture Description

This section describes in depth the architecture of this ultra low-power transceiver:




Figure 3: RF64 Detailed Block Diagram

# 3.1. Power Supply Strategy

To provide stable sensitivity and linearity characteristics over a wide supply range, the RF64 is internally regulated. This internal regulated power supply structure is described below:






Figure 4: Power Supply Breakdown

To ensure correct operation of the regulator circuit, the decoupling capacitor connection shown in Figure 4 is required. These decoupling components are recommended for any design.

# 3.2. Frequency Synthesis Description

The frequency synthesizer of the RF64 is a fully integrated integer-N type PLL. The PLL circuit requires only five external components for the PLL loop filter and the VCO tank circuit.

## 3.2.1. Reference Oscillator

The RF64 embeds a crystal oscillator, which provides the reference frequency for the PLL. The recommended crystal specification is given in section 7.1.

## 3.2.2. CLKOUT Output

The reference frequency, or a sub-multiple of it, can be provided on CLKOUT (pin 19) by activating the bit OSCParam\_Clkout\_on. The division ratio is programmed through bits OSCParam\_Clkout\_freq. The two applications of the CLKOUT output are:

- To provide a clock output for a companion uC, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode, except Sleep mode, and is automatically enabled at power-up.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note: To minimize the current consumption of the RF64, ensure that the CLKOUT signal is disabled when unused.

Page 13 of 76



## 3.2.3. PLL Architecture

The crystal oscillator (XO) forms the reference oscillator of an Integer-N Phase Locked Loop (PLL), whose operation is discussed in the following section. Figure 5 shows a block schematic of the RF64 PLL. Here the crystal reference frequency and the software controlled dividers R, P and S determine the output frequency of the PLL.




Figure 5: Frequency Synthesizer Description

The VCO tank inductors are connected on an external differential input. Similarly, the loop filter is also located externally. However, there is an internal 8pF capacitance at VCO input that should be subtracted from the desired loop filter capacitance.

The output signal of the VCO is used as the input to the local oscillator (LO) generator stage, illustrated in Figure 6. The VCO frequency is subdivided and used in a series of up (down) conversions for transmission (reception).




Figure 6: LO Generator

## 3.2.4. PLL Tradeoffs

With an integer-N PLL architecture, the following criterion must be met to ensure correct operation:

The comparison frequency, Fcomp, of the Phase Frequency Detector (PFD) input must remain higher than six times the PLL bandwidth (PLLBW) to guarantee loop stability and to reject harmonics of the comparison frequency Fcomp. This is expressed in the inequality:

$$PLLBW \leq \frac{Fcomp}{6}$$

- However the PLLBW has to be sufficiently high to allow adequate PLL lock times
- Because the divider ration R determines Fcomp, it should be set close to 119, leading to Fcomp≈100 kHz which will ensure suitable PLL stability and speed.



With the recommended Bill Of Materials (BOM) of the reference design of section 7.5.3, the PLL prototype is the following:

- 64 ≤ R ≤ 169
- S < P+1
- LLBW = 15 kHz nominal
- Startup times and reference frequency spurs as specified.

## 3.2.5. Voltage Controlled Oscillator

The integrated VCO requires only two external tank circuit inductors. As the input is differential, the two inductors should have the same nominal value. The performance of these components is important for both the phase noise and the power consumption of the PLL. It is recommended that a pair of high Q factor inductors is selected. These should be mounted orthogonally to other inductors (in particular the PA choke) to reduce spurious coupling between the PA and VCO. In addition, such measures may reduce radiated pulling effects and undesirable transient behavior, thus minimizing spectral occupancy. Note that ensuring a symmetrical layout of the VCO inductors will further improve PLL spectral purity.

For best performance wound type inductors, with tight tolerance, should be used as described in section 7.5.3.

#### 3.2.5.1. SW Settings of the VCO

To guarantee the optimum operation of the VCO over the RF64's frequency and temperature ranges, the following settings should be programmed into the RF64:

Target channel	300-	320-	350-	390-	430-	470-
(MHz)	330	350	390	430	470	510
Freq_band	000	001	010	011	100	101

Table 10: MCParam\_Freq\_band Setting

#### 3.2.5.2. Trimming the VCO Tank by Hardware and Software

To ensure that the frequency band of operation may be accurately addressed by the R, P and S dividers of the synthesizer, it is necessary to ensure that the VCO is correctly centered. Note that for the reference design (see section 7.5) no centering is necessary. However, any deviation from the reference design may require the optimization procedure, outlined below, to be implemented. This procedure is simplified thanks to the built-in VCO trimming feature which is controlled over the SPI interface. This tuning does not require any RF test equipment, and can be achieved by simply measuring Vtune, the voltage between pins 6 (LFM) and 7 (LFP).

The VCO is centered if the voltage is within the range:

 $100 \leq V tune(mV) \leq 200$ 

Note that this measurement should be conducted when in transmit mode at the center frequency of the desired band (for example ~315 MHz in the 300-330 MHz band), with the appropriate MCParam\_Freq\_band setting.

If this inequality is not satisfied then adjust the MCParam\_VCO\_trim bits from 00 whilst monitoring Vtune. This allows the VCO voltage to be trimmed in + 60 mV increments. Should the desired voltage range be inaccessible, the voltage may be adjusted further by changing the tank circuit inductance value. Note that an increase in inductance will result in an increase Vtune.

Page 15 of 76



<u>Note for mass production</u>: The VCO capacitance is piece to piece dependant. As such, the optimization proposed above should be verified on several prototypes, to ensure that the population is centered on 150 mV.

## 3.2.6. PLL Loop Filter

To adequately reject spurious components arising from the comparison frequency Fcomp, an external 2<sup>nd</sup> order loop filter is employed.




Figure 7: Loop Filter

Following the recommendations made in section 3.2.4, the loop filter proposed in the reference design's bill of material on section 7.5.3 should be used. The loop filter settings are frequency band independent and are hence relevant to all implementations of the RF64.

### 3.2.7. PLL Lock Detection Indicator

The RF64 also features a PLL lock detect indicator. This is useful for optimizing power consumption, by adjusting the synthesizer wake up time (TS\_FS), since the PLL startup time is lower than specified under nominal conditions. The lock status can be read on bit IRQParam\_PLL\_lock, and must be cleared by writing a "1" to this same register. In addition, the lock status can be reflected in pin 23 PLL\_LOCK, by setting the bit IRQParam\_Enable\_lock\_detect.

## 3.2.8. Frequency Calculation

As shown in Figure 5 the PLL structure comprises three different dividers, R, P and S, which set the output frequency through the LO. A second set of dividers is also available to allow rapid switching between a pair of frequencies: R1/P1/S1 and R2/P2/S2. These six dividers are programmed by six bytes of the register MCParam from addresses 6 to 11.

#### 3.2.8.1. FSK Mode

The following formula gives the relationship between the local oscillator, and R, P and S values, when using FSK modulation.

$$Frf, fsk = \frac{9}{8}Flo$$
  

$$Frf, fsk = \frac{9 Fxtal}{8 R+1} [75(P+1)+S)]$$

#### 3.2.8.2. OOK Mode

Due to the manner in which the baseband OOK symbols are generated, the signal is always offset by the FSK frequency deviation (Fdev - as programmed in MCParam\_Freq\_dev). Hence, the center of the transmitted OOK signal is:

Page 16 of 76



$$Frf, ook, tx = \frac{9}{8}Flo - Fdev$$
  

$$Frf, ook, tx = \frac{9}{8}\frac{Fxtal}{R+1}[75(P+1)+S)] - Fdev$$

Consequently, in receive mode, due to the low intermediate frequency (Low-IF) architecture of the RF64 the frequency should be configured so as to ensure the correct low-IF receiver baseband center frequency, IF2.

$$Frf, ook, rx = \frac{9}{8}Flo - IF2$$
  
Frf, ook, rx =  $\frac{9}{8}\frac{Fxtal}{R+1}[75(P+1)+S)] - IF2$ 

Note that from Section 3.4.4, it is recommended that IF2 be set to 100 kHz.

Page 17 of 76



# 3.3. Transmitter Description

The RF64 is set to transmit mode when MCParam\_Chip\_mode = 100.




Figure 8: Transmitter Architecture

## 3.3.1. Architecture Description

The baseband I and Q signals are digitally generated by a DDS whose digital to analog converters (DAC) followed by two anti-aliasing low-pass filters transform the digital signal into analog in-phase (I) and quadrature (Q) components whose frequency is the selected frequency deviation (Fdev).




Figure 9: I(t), Q(t) Overview

In FSK mode, the relative phase of I and Q is switched by the input data between -90° and +90° with continuous phase. The modulation is therefore performed at this initial stage, since the information contained in the phase difference will be converted into a frequency shift when the I and Q signals are up-converted in the first mixer stage. This first up-conversion stage is duplicated to enhance image rejection. The FSK convention is such that:

$$DATA = "1" \otimes Frf + Fdev$$
  
 $DATA = "0" \otimes Frf - Fdev$ 

Page 18 of 76



In OOK mode, the phase difference between the I and Q channels is kept constant (independent of the transmitted data). Thus, the first stage of up-conversion creates a fixed frequency signal at the low IF = Fdev (This explains why the transmitted OOK spectrum is offset by Fdev).

OOK Modulation is accomplished by switching on and off the PA and PA regulator stages. By convention:

$$DATA = "1" \Rightarrow PAon$$
  
 $DATA = "0" \Rightarrow PAoff$ 

After the interpolation filters, a set of four mixers combines the I and Q signals and converts them into a pair of complex signals at the second intermediate frequency, equal to 1/8 of the LO frequency, or 1/9 of the RF frequency. These two new I and Q signals are then combined and up-converted to the final RF frequency by two quadrature mixers fed by the LO signal. The signal is pre-amplified, and then the transmitter output is driven by a final power amplifier stage.

## 3.3.2. Bit Rate Setting

In Continuous transmit mode, setting the Bit Rate is useful to determine the frequency of DCLK. As explained in section 5.3.2, DCLK will trigger an interrupt on the uC each time a new bit has to be transmitted.

$$BR = \frac{F_{XTAL}}{2*[1+val(MCParam\_BR\_C)]*[1+val(MCParam\_BR\_D)]}$$

### 3.3.3. Alternative Settings

Bit rate, frequency deviation and TX interpolation filter settings are a function of the reference oscillator crystal frequency, F<sub>XTAL</sub>. Settings other than those programmable with a 12.8 MHz crystal can be obtained by selection of the correct reference oscillator frequency.

### 3.3.4. Fdev Setting in FSK Mode

The frequency deviation, Fdev, of the FSK transmitter is programmed through bits MCParam\_Freq\_dev:

$$Fdev = \frac{F_{XTAL}}{32^* [1 + val(MCParam_Freq\_dev)]}$$

For correct operation the modulation index ß should be such that:

$$\beta = 2 * \frac{Fdev}{BR} \ge 2$$

It should be noted that for communications between a pair of RF64s, that Fdev should be at least 33 kHz to ensure a correct operation on the receiver side.

### 3.3.5. Fdev Setting in OOK Mode

Fdev has no physical meaning in OOK transmit mode. However, as has been shown - due to the DDS baseband signal generation, the OOK signal is always offset by "-Fdev" (see formulas is section 3.2.8). It is suggested that Fdev retains its default value of 100 kHz in OOK mode.

Page 19 of 76



### 3.3.6. Interpolation Filter

After digital to analog conversion, both I and Q signals are smoothed by interpolation filters. This block low-pass filters the digitally generated signal, and prevents the alias signals from entering the modulators. Its bandwidth can be programmed with the register RXParam\_InterpFiltTx, and should be set to:

$$BW \cong 3^* \left[ Fdev + \frac{BR}{2} \right]$$

Where Fdev is the programmed frequency deviation as set in MCParam\_Freq\_dev, and BR is the physical Bit Rate of transmission.

Notes:

- Low interpolation filter bandwidth will attenuate the baseband I/Q signals thus reducing the power of the FSK signal. Conversely, excessive bandwidth will degrade spectral purity.
- For the wideband FSK modulation, for example when operating in DTS mode, the recommended filter setting can not be reached. However, the impact upon spectral purity will be negligible, due to the already wideband channel.

## 3.3.7. Power Amplifier

The Power Amplifier (PA) integrated in the RF64 operates under a regulated voltage supply of 1.8 V. The external PA choke inductor is biased by an internal regulator output made available on pin 29 (VR\_PA). Thanks to these features, the PA output power is consistent over the power supply range. This is important for mobile applications where this allows both predictable RF performance and battery life.

#### 3.3.7.1. Rise and Fall Times Control

In OOK mode, the PA ramp times can be accurately controlled through the MCParam\_PA\_ramp register. Those bits directly control the slew rate of VR\_PA output (pin 29).

Table 11: PA Rise/Fall Times

MCParam_PA_ramp	t <sub>VR_PA</sub>	t <sub>PA_OUT</sub> (rise / fall)
00	3 us	2.5 / 2 us
01	8.5 us	5 / 3 us
10	15 us	10 / 6 us
11	23 us	20 / 10 us






Figure 10: PA Control

#### 3.3.7.2. Optimum Load Impedance (value to confirm)

As the PA and the LNA front-ends in the RF64 share the same Input/Output pin, they are internally matched to approximately 50  $\Omega$ .




Figure 11: Optimal Load Impedance Chart

Please refer to the reference design section for an optimized PA load setting.



#### 3.3.7.3. Suggested PA Biasing and Matching

The recommended PA bias and matching circuit is illustrated below:




Figure 12: Recommended PA Biasing and Output Matching

Please refer to section 7.5.3 of this document for the optimized matching arrangement for each frequency band.

### 3.3.8. Common Input and Output Front-End

The receiver and the transmitter share the same RFIO pin (pin 32). Figure 13 below shows the configuration of the common RF front-end.

- In transmit mode, the PA and the PA regulator are active, with the voltage on the VR\_PA pin equal to the nominal voltage of the regulator (1.8 V). The external inductance is used to bias the PA.
- In receive mode, both PA and PA regulator are off and VR\_PA is tied to ground. The external inductance LT1 is then used to bias the LNA.





Figure 13: Front-end Description



# 3.4. Receiver Description

The RF64 is set to receive mode when MCParam\_Chip\_mode = 011.





## 3.4.1. Architecture

The RF64 receiver employs a super-heterodyne architecture. Here, the first IF is 1/9<sup>th</sup> of the RF frequency (approximately 100MHz). The second down-conversion down-converts the I and Q signals to base band in the case of the FSK receiver (Zero IF) and to a low-IF (IF2) for the OOK receiver.




Figure 16: OOK Receiver Setting

After the second down-conversion stage, the received signal is channel-select filtered and amplified to a level adequate for demodulation. Both FSK and OOK demodulation are available. Finally, an optional Bit Synchronizer (BitSync) is provided, to be supply a synchronous clock and data stream to a companion uC in Continuous mode,



or to fill the FIFO buffers with glitch-free data in Buffered mode. The operation of the receiver is now described in detail.

Note: Image rejection is achieved by the SAW filter.

## 3.4.2. LNA and First Mixer

In receive mode, the RFIO pin is connected to a fixed gain, common-gate, Low Noise Amplifier (LNA). The performance of this amplifier is such that the Noise Figure (NF) of the receiver can be estimated to be ≈7 dB.

## 3.4.3. IF Gain and Second I/Q Mixer

Following the LNA and first down-conversion, there is an IF amplifier whose gain can be programmed from - 13.5 dB to 0 dB in 4.5 dB steps, via the register MCParam\_IF\_gain. The default setting corresponds to 0 dB gain, but lower values can be used to increase the RSSI dynamic range. Refer to section 3.4.7 for additional information.

### 3.4.4. Channel Filters

The second mixer stages are followed by the channel select filters. The channel select filters have a strong influence on the noise bandwidth and selectivity of the receiver and hence its sensitivity. Each filter comprises a passive and active section.


#### 3.4.4.1. Passive Filter

Each channel select filter features a passive second-order RC filter, with a bandwidth programmable through the bits RXParam\_PassiveFilt. As the wider of the two filters, its effect on the sensitivity is negligible, but its bandwidth has to be setup instead to optimize blocking immunity. The value entered into this register sets the single side bandwidth of this filter. For optimum performance it should be set to 3 to 4 times the cutoff frequency of the active Butterworth (or polyphase) filter described in the next section.

$$3*Fc_{ButterfFilt} \leq BW_{passive, filter} \leq 4*Fc_{ButterFilt}$$

#### 3.4.4.2. Active Filter

The 'fine' channel selection is performed by an active, third-order, Butterworth filter, which acts as a low-pass filter for the zero-IF configuration (FSK), or a complex polyphase filter for the Low-IF (OOK) configuration. The RXParam\_PolypFilt\_on bit enables/disables the polyphase filter.



As can be seen from Figure 17, the required bandwidth of this filter varies between the two demodulation modes.

FSK mode: The 99% energy bandwidth of an FSK modulated signal is approximated to be:

$$BW_{99\%,FSK} = 2*\left[Fdev + \frac{BR}{2}\right]$$

The bits RXParam\_ButterFilt set fc, the cutoff frequency of the filter. As we are in a Zero-IF configuration, the FSK lobes are centered around the virtual "DC" frequency. The choice of fc should be such that the modulated signal falls in the filter bandwidth, anticipating the Local Oscillator frequency drift over the operating temperature and aging of the device:

$$2 * fc > BW_{99\%,FSK} + LO_{drifts}$$

Please refer to the charts in section 3.4.5 for an accurate overview of the filter bandwidth vs. setting.

*f* OOK mode: The 99% energy bandwidth of an OOK modulated signal is approximated to be:

$$BW_{99\%,OOK} = \frac{2}{Tbit} = 2.BR$$

The bits RXParam\_PolypFilt\_center set fo, the center frequency of the polyphase filter when activated. fo should always be chosen to be equal to the low Intermediate Frequency of the receiver (IF2). This is why, in the GUI described in section 7.2.1 of this document, the low IF frequency of the OOK receiver denoted IF2 has been replaced by fo.

The following setting is recommended:

The value stored in RXParam\_ButterFilt determines fc, the filter cut-off frequency. So the user should set fc according to:

$$2*(fc - fo) > BW_{99\%OOK} + LO_{digle}$$

Again, fc as a function of RXParam\_ButterFilt is given in the section 3.4.6.

## 3.4.5. Channel Filters Setting in FSK Mode

Fc, the 3dB cutoff frequency of the Butterworth filter used in FSK reception, is programmed through the bit RXParam\_ButterFilt. However, the whole receiver chain influences this cutoff frequency. Thus the channel select and resultant filter bandwidths are summarized in the following chart:






Figure 18: Butterworth Filter's Actual BW

**Error! Reference source not found.** suggests filter settings in FSK mode, along with the corresponding passive filter bandwidth and the accepted tolerance on the crystal reference.

## 3.4.6. Channel Filters Setting in OOK Mode

The center frequency, fo, is always set to 100kHz. The following chart shows the receiver bandwidth when changing RXParam\_Butterfilt bits, whilst the polyphase filter is activated.




Figure 19: Polyphase Filter's Actual BW

**Error! Reference source not found.** suggests a few filter settings in OOK mode, along with the corresponding passive filter bandwidth and the accepted tolerance on the crystal reference.

## 3.4.7. RSSI

After filtering, the In-phase and Quadrature signals are amplified by a chain of 11 amplifiers, each with 6dB gain. The outputs of these amplifiers are used to evaluate the Received Signal Strength (RSSI).

#### 3.4.7.1. Resolution and Accuracy

Whilst the RSSI resolution is 0.5 dB, the absolute accuracy is not expected to be better than +/- 3dB due to process and external component variation. Higher accuracy whilst performing absolute RSSI measurements will require additional calibration.

#### 3.4.7.2. Acquisition Time

Page 26 of 76



In OOK mode, the RSSI evaluates the signal strength by sampling I(t) and Q(t) signals 16 times in each period of the chosen IF2 frequency (refer to section 3.4.1). In FSK mode, the signals are sampled 16 times in each Fdev period, Fdev being the frequency deviation of the companion transmitter. An average is then performed over a sliding window of 16 samples. Hence, the RSSI output register RXParam\_RSSI is updated 16 times in each Fdev or IF2 period.

The following settings should be respected:

- FSK Mode: Ensure that the Fdev parameter (as described in MCParam\_Fdev) remains consistent with the actual frequency deviation of the companion transmitter.
- OOK reception: Ensure that the Fdev parameter (as described in MCParam\_Fdev) is equal with the frequency of I(t) and Q(t) signals, i.e. the second Intermediate Frequency, IF2, of the receiver (Note that this equals Fo, the center frequency of the polyphase filter).

#### 3.4.7.3. Dynamic Range

The dynamic range of the RSSI is over 70 dB, extending from the nominal sensitivity level. The IF gain setting available in MCParam\_IF\_gain is used to achieve this dynamic range:




Figure 20: RSSI Dynamic Range

The RSSI response versus input signal is independent of the receiver filter bandwidth. However in the absence of any input signal, the minimum value directly reflects upon the noise floor of the receiver, which is dependent on the filter bandwidth of the receiver.

#### 3.4.7.4. RSSI IRQ Source

The RF64 can also be used to detect a RSSI level above a pre-configured threshold. The threshold is set in IRQParam\_RSSI\_irq\_thresh and the IRQ status stored in IRQParam\_RSSI\_irq (cleared by writing a "1").

An interrupt can be mapped to the IRQ0 or IRQ1 pins via bits IRQParam\_Rx\_stby\_irq0 or IRQParam\_Rx\_stby\_irq1. Figure 21 shows the timing diagram of the RSSI interrupt source, with IRQParam\_RSSI\_irq\_thresh set to 28.

Page 27 of 76






Figure 21: RSSI IRQ Timings

## 3.4.8. Fdev Setting in Receive Mode

The effect of the Fdev setting is different between FSK and OOK modes:

#### 3.4.8.1. FSK Rx Mode

In FSK mode the Fdev setting, as configured by MCParam\_Freq\_Dev, sets sampling frequencies on the receiver. The user should make it consistent with the frequency deviation of the FSK signal that is received.

#### 3.4.8.2. OOK Rx Mode

The frequency deviation Fdev, as described above, sets the sampling rate of the RSSI block. It is therefore necessary to set Fdev to the recommended low-IF frequency, IF2, of 100 kHz:

*Fdev* = *IF*2 = 100*kHz MCParam\_Freq\_dev* ="00000011"

### 3.4.9. FSK Demodulator

The FSK demodulator provides data polarity information, based on the relative phase of the input I and Q signals at the baseband. Its outputs can be fed to the Bit Synchronizer to recover the timing information. The user can also use the raw, unsynchronized, output of the FSK demodulator in Continuous mode.

The FSK demodulator of the RF64 operates most effectively for FSK signals with a modulation index greater than or equal to two:

$$\beta = \frac{2*Fdev}{BR} \ge 2$$

### 3.4.10. OOK Demodulator

The OOK demodulator performs a comparison of the RSSI output and a threshold value. Three different threshold modes are available, programmed through the RXParam\_OOK\_thresh\_type register.

The recommended mode of operation is the "Peak" threshold mode, illustrated below in Figure 22:






Figure 22: OOK Demodulator Description

In peak threshold mode the comparison threshold level is the peak value of the RSSI, reduced by 6dB. In the absence of an input signal or during the reception of a logical "0", the acquired peak value is decremented by one RXPAram\_OOK\_thresh\_step every RXParam\_OOK\_thresh\_dec\_period.

When the RSSI output is null for a long time (for instance after a long string of "0" received, or if no transmitter is present), the peak threshold level will continue falling until it reaches the "Floor Threshold" that is programmed through the register MCParam\_OOK\_floor\_thresh.

The default settings of the OOK demodulator lead to the performance stated in the electrical specification. However, in applications in which sudden signal drops are awaited during a reception, the three parameters shall be optimized accordingly.

#### 3.4.10.1. Optimizing the Floor Threshold

MCParam\_OOK\_floor\_thres determines the sensitivity of the OOK receiver, as it sets the comparison threshold for weak input signals (i.e. those close to the noise floor). Significant sensitivity improvements can be generated if configured correctly.


Note that the noise floor of the receiver at the demodulator input depends on:

- The noise figure of the receiver.
- The gain of the receive chain from antenna to base band.
- The matching including SAW filter.
- The bandwidth of the channel filters.

It is therefore important to note that the setting of MCParam\_OOK\_floor\_thresh will be application dependant. The following procedure is recommended to optimize MCParam\_OOK\_floor\_thresh.

Page 29 of 76





#### Figure 23: Floor Threshold Optimization

The new floor threshold value found during this test should be the value used for OOK reception with those receiver settings.

Note that if the output signal on DATA is logic "1", the value of MCParam\_OOK\_floor\_thres is below the noise floor of the receiver chain. Conversely, if the output signal on DATA is logic "1", the value of MAParam\_floor\_thres is several dB above the noise floor.

#### 3.4.10.2. Optimizing OOK Demodulator Response for Fast Fading Signals

A sudden drop in signal strength can cause the bit error rate to increase. For applications where the expected signal drop can be estimated the following OOK demodulator parameters RXParam\_OOK\_thresh\_step and RXParam\_OOK\_thresh\_dec\_period can be optimized as described below for a given number of threshold decrements per bit RXParam\_OOK\_thresh\_dec\_period:

- 000 → once in each chip period (d)
- 001 → once in 2 chip periods
- 010 → once in 4 chip periods
- 011 → once in 8 chip periods
- 100 → twice in each chip period
- 101 → 4 times in each chip period
- 110 → 8 times in each chip period
- 111 → 16 times in each chip period

For each decrement of RXParam\_OOK\_thresh\_step:

- 000 → 0.5 dB (d)
- 001 → 1.0 dB
- 010 → 1.5 dB
- 011 → 2.0 dB
- 100 → 3.0 dB
- 101 → 4.0 dB
- 110 → 5.0 dB
   111 → 6.0 dB

Page 30 of 76



#### 3.4.10.3. Alternative OOK Demodulator Threshold Modes

In addition to the Peak OOK threshold mode, the user can alternatively select two other types of threshold detectors:

- Fixed threshold: The value is selected through the MCParam\_OOK\_floor\_thresh register (refer to section 3.4.10.1 for further information concerning optimization of the floor threshold).
- Average threshold: Data supplied by the RSSI block is averaged with the following cutoff frequency:

$$RXParam\_OOK\_cutoff = 00 \Rightarrow Fcutoff = \frac{BR}{8^*\pi}$$
$$RXParam\_OOK\_cutoff = 11 \Rightarrow Fcutoff = \frac{BR}{32^*\pi}$$

In the first example, the higher cut-off frequency enables a sequence of up to 8 consecutive "0" or "1" to be supported, whilst the lower cut-off frequency presented in the second example allows for the correct reception of up to 32 consecutive "0" or "1".

#### 3.4.11. Bit Synchronizer

The Bit Synchronizer (BitSync) is a block that provides a clean and synchronized digital output, free of glitches.




Figure 24: BitSync Description

The BitSync can be disabled through the bits RXParam\_Bitsync\_off, and by holding pin IRQ1 low. However, for optimum receiver performance, its use when running Continuous mode is strongly advised. With this option a DCLK signal is present on pin IRQ\_1.

The BitSync is automatically activated in Buffered and Packet modes. The bit synchronizer bit-rate is controlled by MCParam\_BR. For a given bit rate, this parameter is determined by:

$$BR = \frac{F_{XTAL}}{64 * [1 + MCParam BR]}$$



For proper operation, the Bit Synchronizer must first receive three bytes of alternating logic value preamble, i.e. "0101" sequences. After this startup phase, the rising edge of DCLK signal is centered on the demodulated bit. Subsequent data transitions will preserve this centering.

This has two implications:

- Firstly, if the Bit Rates of Transmitter and Receiver are known to be the same, the RF64 will be able to receive an infinite unbalanced sequence (all "0s" or all "1s") with no restriction.
- If there is a difference in Bit Rate between Tx and Rx, the amount of adjacent bits at the same level that the BitSync can withstand can be estimated as:

Number Of Bits = 
$$\frac{1}{2} * \frac{BR}{\Delta BR}$$

This implies approximately 6 consecutive unbalanced bytes when the Bit Rate precision is 1%, which is easily achievable (crystal tolerance is in the range of 50 to 100 ppm).

### 3.4.12. Alternative Settings

Bit Synchronizer and Active channel filter settings are a function of the reference oscillator crystal frequency,  $F_{XTAL}$ . Settings other than those programmable with a 12.8 MHz crystal can be obtained by selection of the correct reference oscillator frequency.

#### 3.4.13. Data Output

After OOK or FSK demodulation, the baseband signal is made available to the user on pin 20, DATA, when Continuous mode is selected.

In Buffered and Packet modes, the data is retrieved from the FIFO through the SPI interface.



# 4. Operating Modes

This section summarizes the settings for each operating mode of the RF64, and explains the functionality available and the timing requirements for switching between modes.

# 4.1. Modes of Operation

Table	12:	Operating	Modes
-------	-----	-----------	-------

Mode	MCParam_Chip_mode	Active blocks
Sleep	000	SPI, POR
Standby	001	SPI, POR, Top regulator, digital regulator, XO, CLKOUT (if activated through OSCParam_Clkout)
FS	010	Same + VCO regulator, all PLL and LO generation blocks
Receive	011	Same as FS mode + LNA, first mixer, IF amplifier, second mixer set, channel filters, baseband amplifiers and limiters, RSSI, OOK or FSK demodulator, BitSync and all digital features if enabled
Transmit	100	Same as FS mode + DDS, Interpolation filters, all up-conversion mixers, PA driver, PA and external VR_PA pin output for PA choke.

# 4.2. Digital Pin Configuration vs. Chip Mode

Table 13 describes the state of the digital IOs in each of the above described modes of operation.

Chip Mode Pin	Sleep mode	Standby mode	FS mode	Receive mode	Transmit mode	Comment
NSS_CONFIG	Input	Input	Input	Input	Input	NSS_CONFIG has the priority over NSS_DATA
NSS_DATA	Input	Input	Input	Input	Input	
MISO	Input	Input	Input	Input	Input	Output only if NSS_CONFIG or NSSDATA='0'
MOSI	Input	Input	Input	Input	Input	
SCK	Input	Input	Input	Input	Input	
IRQ_0	High-Z	Output (1)	Output (1)	Output	Output	
IRQ_1	High-Z	Output (1)	Output (1)	Output	Output	
DATA	Input	Input	Input	Output	Input	
CLKOUT	High-Z	Output	Output	Output	Output	

Table 13: Pin Configuration vs. Chip Mode

Notes:

(1): High-Z if Continuous mode is activated, else Output

(2): Valid logic states must be applied to inputs at all times to avoid unwanted leakage currents



# 5. Data Processing

# 5.1. Overview

## 5.1.1. Block Diagram

Figure 25, illustrates the RF64 data processing circuit. Its role is to interface the data to/from the modulator/demodulator and the uC access points (SPI, IRQ and DATA pins). It also controls all the configuration registers.

The circuit contains several control blocks which are described in the following paragraphs.




Figure 25: RF64's Data Processing Conceptual View

The RF64 implements several data operation modes, each with their own data path through the data processing section. Depending on the data operation mode selected, some control blocks are active whilst others remain disabled.

# 5.1.2. Data Operation Modes

The RF64 has three different data operation modes selectable by the user:

- Continuous mode: each bit transmitted or received is accessed in real time at the DATA pin. This mode may be used if adequate external signal processing is available.
- <u>Buffered mode</u>: each byte transmitted or received is stored in a FIFO and accessed via the SPI bus. uC processing overhead is hence significantly reduced compared to Continuous mode operation. The packet length is unlimited.
- Packet mode (recommended): user only provides/retrieves payload bytes to/from the FIFO. The packet is automatically built with preamble, Sync word, and optional CRC, DC free encoding and the reverse operation is performed in reception. The uC processing overhead is hence reduced further compared to Buffered mode. The maximum payload length is limited to the maximum FIFO limit of 64 bytes

Page 34 of 76



Table 14: Data Operation Mode Selection

MCParam_Data_mode	Data Operation Mode
00	Continuous
01	Buffered
1x	Packet

Each of these data operation modes is described fully in the following sections.

# **5.2. Control Block Description**

## 5.2.1. SPI Interface

#### 5.2.1.1. Overview

As illustrated in the Figure 26 below, the RF64's SPI interface consists of two sub blocks:

- SPI Config: used in all data operation modes to read and write the configuration registers which control all the parameters of the chip (operating mode, bit rate, etc...)
- SPI Data: used in Buffered and Packet mode to write and read data bytes to and from the FIFO. (FIFO interrupts can be used to manage the FIFO content.)




Figure 26: SPI Interface Overview and uC Connections

Both interfaces are configured in slave mode whilst the uC is configured as the master. They have separate selection pins (NSS\_CONFIG and NSS\_DATA) but share the remaining pins:

- SCK (SPI Clock): clock signal provided by the uC
- MOSI (Master Out Slave In): data input signal provided by the uC
- MISO (Master In Slave Out): data output signal provided by the RF64

As described below, only one interface can be selected at a time with NSS\_CONFIG having the priority:



Table 15: Config vs. Data SPI Interface Selection


	NSS_DATA	NSS_CONFIG	SPI Interface
ſ	0	0	Config
ſ	0	1	Data
ſ	1	0	Config
	1	1	None

The following paragraphs describe how to use each of these interfaces.

#### 5.2.1.2. SPI Config

#### Write Register

To write a value into a configuration register the timing diagram below should be carefully followed by the uC. The register's new value is effective from the rising edge of NSS\_CONFIG.



#### Figure 27: Write Register Sequence


Note that when writing more than one register successively, it is not compulsory to toggle NSS\_CONFIG back high between two write sequences. The bytes are alternatively considered as address and value. In this instance, all new values will become effective on rising edge of NSS\_CONFIG.

Read Register

To read the value of a configuration register the timing diagram below should be carefully followed by the uC.

Page 36 of 76








Note that when reading more than one register successively, it is not compulsory to toggle NSS\_CONFIG back high between two read sequences. The bytes are alternatively considered as address and value.

#### 5.2.1.3. SPI Data

■ Write Byte (before/during Tx)

To write bytes into the FIFO the timing diagram below should be carefully followed by the uC.



#### Figure 29: Write Bytes Sequence (ex: 2 bytes)

Note that it is compulsory to toggle NSS\_DATA back high between each byte written. The byte is pushed into the FIFO on the rising edge of NSS\_DATA



#### Read Byte (after/during Rx) To read bytes from the FIFO the timing diagram below should be carefully followed by the uC. 2 3 4 5 6 7 8 3 4 5 8 1 6 NSS\_DATA (In) SCK (In) MOSI (In) х x х XXXXXX х x x х x x х x х х х x х х 2<sup>nd</sup> byte read 1<sup>st</sup> byte read $D_{2(7)}$ $D_{2(6)}$ $D_{2(5)}$ $D_{2(4)}$ $D_{2(3)}$ $D_{2(2)}$ $D_{2(1)}$ $D_{2(0)}$ MISO (Out) HZ D1(7) D1(6) D1(5) D1(4) D1(3) D1(2) D1(1) D1(0) HZ ) ΗZ

Figure 30: Read Bytes Sequence (ex: 2 bytes)

Note that it is compulsory to toggle NSS\_DATA back high between each byte read.

### 5.2.2. FIFO

#### 5.2.2.1. Overview and Shift Register (SR)

In Buffered and Packet modes of operation, both data to be transmitted and that has been received are stored in a configurable FIFO (First In First Out) device. It is accessed via the SPI Data interface and provides several interrupts for transfer management.

The FIFO is 1 byte (8 bits) wide hence it only performs byte (parallel) operations, whereas the demodulator functions serially. A shift register is therefore employed to interface the two devices. In transmit mode it takes bytes from the FIFO and outputs them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Rx the shift register gets bit by bit data from the demodulator and writes them byte by byte to the FIFO. This is illustrated in figure below.




Figure 31: FIFO and Shift Register (SR)

#### 5.2.2.2. Size Selection

The FIFO width is programmable, to 16, 32, 48 or 64 bytes via MCParam\_Fifo\_size



#### 5.2.2.3. Interrupt Sources and Flags

All interrupt sources and flags are configured in the IRQParam section of the configuration register, with the exception of Fifo\_threshold :

- /Fifoempty: /Fifoempty interrupt source is low when byte 0, i.e. whole FIFO, is empty. Otherwise it is high.
- Write\_byte: Write\_byte interrupt source goes high for 1 bit period each time a new byte is transferred from the SR to the FIFO (i.e. each time a new byte is received)
- Fifofull: Fifofull interrupt source is high when the last FIFO byte, i.e. the whole FIFO, is full. Otherwise it is low.
- Fifo\_overrun\_clr: Fifo\_overrun\_clr flag is set when a new byte is written by the user (in Tx or Standby modes) or the SR (in Rx mode) while the FIFO is already full. In this case, data is lost and the flag should be cleared by writing a 1. The bit can also be used anytime to clear FIFO and relaunch a new Rx or Tx process
- Tx\_done: Tx\_done interrupt source goes high when FIFO is empty and the SR's last bit has been send to the modulator (i.e. the last bit of the packet has been sent). One bit period delay is required after the rising edge of Tx\_done to ensure correct RF transmission of the last bit. In practice this may not require special care in the uC software due to IRQ processing time.
- Fifo\_threshold: Fifo\_threshold interrupt source's behavior can be programmed via MCParam\_Fifo\_thresh (B value). This behavior is illustrated in Figure 32.




Figure 32: FIFO Threshold IRQ Source Behavior

#### 5.2.2.4. FIFO Clearing

Table 16 below summarizes the status of the FIFO when switching between different modes

Table 16: Status of FIFO when Switching Between Different Modes of the Chip

From	То	FIFO Status	Comments
Stby	Тх	Cleared	In Buffered mode, FIFO cannot be written in Stby before Tx
Siby	Suby TX Not clea		In Packet mode, FIFO can be written in Stby before Tx
Stby	Rx	Cleared	
Rx	Tx	Cleared	
Rx	Stby	Not cleared	In Packet & Buffered modes FIFO can be read in Stby after Rx
Tx	Rx	Cleared	
Tx	Stby	Not cleared	
Any	Sleep	Cleared	

#### 5.2.3. Sync Word Recognition

Page 39 of 76



#### 5.2.3.1. Overview

Sync word recognition (also called Pattern recognition in previous products) is activated by setting RXParam\_Sync\_on. The bit synchronizer must also be activated.

The block behaves like a shift register; it continuously compares the incoming data with its internally programmed Sync word and asserts the Sync IRQ source on each occasion that a match is detected. This is illustrated in Figure 33.




Figure 33: Sync Word Recognition

During the comparison of the demodulated data, the first bit received is compared with bit 7 (MSB) of byte at address 22 and the last bit received is compared with bit 0 (LSB) of the last byte whose address is determined by the length of the Sync word.

When the programmed Sync word is detected the user can assume that this incoming packet is for the node and can be processed accordingly.

#### 5.2.3.2. Configuration

- Size: Sync word size can be set to 8, 16, 24 or 32 bits via RXParam\_Sync\_size. In Packet mode this field is also used for Sync word generation in Tx mode.
- Error tolerance: The number of errors tolerated in the Sync word recognition can be set to 0, 1, 2 or 3 via RXParam\_Sync\_tol.
- Value: The Sync word value is configured in SYNCParam\_Sync\_value. In Packet mode this field is also used for Sync word generation in Tx mode.

#### 5.2.4. Packet Handler

The packet handler is the block used in Packet mode. Its functionality is fully described in section 5.5.

#### 5.2.5. Control

The control block configures and controls the full chip's behavior according to the settings programmed in the configuration registers.


Page 40 of 76



# 5.3. Continuous Mode

# 5.3.1. General Description

As illustrated in Figure 34, in Continuous mode the NRZ data to (from) the (de)modulator is directly accessed by the uC on the bidirectional DATA pin (20). The SPI Data, FIFO and packet handler are thus inactive.



Datapath



## 5.3.2. Tx Processing

In Tx mode, a synchronous data clock for an external uC is provided on IRQ\_1 pin. Its timing with respect to the data is illustrated in Figure 35. DATA is internally sampled on the rising edge of DCLK so the uC can change logic state anytime outside the greyed out setup/hold zone.

The use of DCLK is compulsory in FSK and optional in OOK.




Figure 35: Tx Processing in Continuous Mode



## 5.3.3. Rx Processing

If the bit synchronizer is disabled, the raw demodulator output is made directly available on DATA pin and no DCLK signal is provided.

Conversely, if the bit synchronizer is enabled, synchronous cleaned data and clock are made available respectively on DATA and IRQ\_1 pins. DATA is sampled on the rising edge of DCLK and updated on the falling edge as illustrated in Figure 36.




Figure 36: Rx Processing in Continuous Mode

Note that in Continuous mode it is always recommended to enable the bit synchronizer to clean the DATA signal even if the DCLK signal is not used by the uC. (bit synchronizer is automatically enabled in Buffered and Packet mode).

# 5.3.4. Interrupt Signals Mapping

The tables below give the description of the interrupts available in Continuous mode.

	Rx_stby_irq_0	Rx
	00 (d)	Sync
IRQ_0	01	RSSI
	1x	-
	IRQ_1	DCLK

Table 17: Interrupt Mapping in Continuous Rx Mode

Note: In Continuous mode, no interrupt is available in Stby mode

	Тх
IRQ_0	-
IRQ_1	DCLK

Table 18: Interrupt Mapping in Continuous Tx Mode



# 5.3.5. uC Connections




Figure 37: uC Connections in Continuous Mode

Note that some connections may not be needed depending on the application:

- IRQ\_0: if Sync and RSSI interrupts are not used. In this case, leave floating.
- IRQ\_1: if the chip is never used in Tx FSK mode (DCLK connection is not compulsory in Rx and Tx OOK modes). In this case, leave floating.
- MISO: if no read register access is needed. In this case, pull-up to VDD through a 100 kΩ resistor.

In addition, NSS\_DATA pin (unused in continuous mode) should be pulled-up to VDD through a 100 k $\Omega$  resistor. Please refer to Table 13 for RF64's pins configuration

# 5.3.6. Continuous Mode Example

Configure all data processing related registers listed below appropriately. In this example we assume that both Bit synchronizer and Sync word recognition are on.

Table 19: Relevant Configuration Registers in Continuous Mode (data processing related only)

_		Тх	Rx	Description
MCParam	Data_mode_x	Х	Х	Defines data operation mode (=> Continuous)
IRQParam	Rx_stby_irq_0		Х	Defines IRQ_0 source in Rx mode
	Sync_on		Х	Enables Sync word recognition
RXParam Sync_size			Х	Defines Sync word size
	Sync_tol		Х	Defines the error tolerance on Sync word recognition
SYNCParam	Sync_value		Х	Defines Sync word value

Tx Mode:

- Go to Tx mode (and wait for Tx to be ready, see Figure 50)
- Send all packet's bits on DATA pin synchronously with DCLK signal provided on IRQ\_1
- Go to Sleep mode

Rx Mode:

- Program Rx interrupts: IRQ\_0 mapped to Sync (Rx\_stby\_irq\_0="00") and IRQ\_1 mapped to DCLK (Bit synchronizer enabled)
- Go to Rx mode (note that Rx is not ready immediately, see Figure 49)
- Wait for Sync interrupt
- Get all packet bits on DATA pin synchronously with DCLK signal provided on IRQ\_1
- Go to Sleep mode




# 5.4. Buffered Mode

## 5.4.1. General Description

As illustrated in Figure 38, for Buffered mode operation the NRZ data to (from) the (de)modulator is not directly accessed by the uC but stored in the FIFO and accessed via the SPI Data interface. This frees the uC for other tasks between processing data from the RF64, furthermore it simplifies software development and reduces uC performance requirements (speed, reactivity). Note that in this mode the packet handler stays inactive.

An important feature is also the ability to empty the FIFO in Stby mode, ensuring low power consumption and adding greater software flexibility.



#### Figure 38: Buffered Mode Conceptual View

Note that Bit Synchronizer is automatically enabled in Buffered mode. The Sync word recognition must be activated by the user if needed.

## 5.4.2. Tx Processing

After entering Tx in Buffered mode, the chip expects the uC to write into the FIFO, via the SPI Data interface, all the data bytes to be transmitted (preamble, Sync word, payload...).

Actual transmission of first byte will start either when the FIFO is not empty (i.e. first byte written by the uC) or when the FIFO is full depending on bit IRQParam\_Tx\_start\_irq\_0.

In Buffered mode the packet length is not limited, i.e. as long as there are bytes inside the FIFO they are sent. When the last byte is transferred to the SR, /Fifoempty IRQ source is asserted to warn the uC, at that time FIFO can still be filled with additional bytes if needed.

When the last bit of the last byte has left the SR (i.e. 8 bit periods later), the Tx\_done interrupt source is asserted and the user can exit Tx mode after waiting at least 1 bit period from the last bit processed by modulator.

Page 44 of 76



If the transmitter is switched off (for example due to entering another chip mode) during transmission it will stop immediately, even if there is still unsent data.

Figure 39 illustrates Tx processing with a 16 byte FIFO depth and Tx\_start\_irq\_0=0. Please note that in this example the packet length is equal to FIFO size, but this does not need to be the case, the uC can use the FIFO interrupts anytime during Tx to manage FIFO contents and write additional bytes.




Figure 39: Tx processing in Buffered Mode (FIFO size = 16, Tx\_start\_irq\_0=0)

#### 5.4.3. Rx Processing

After entering Rx in Buffered mode, the chip requires the uC to retrieve the received data from the FIFO. The FIFO will actually start being filled with received bytes either; when a Sync word has been detected (in this case only the bytes following the Sync word are filled into the FIFO) or when the Fifo\_fill bit is asserted by the user - depending on the state of bit, IRQParam\_Fifo\_fill\_method.

In Buffered mode, the packet length is not limited i.e. as long as Fifo\_fill is set, the received bytes are shifted into the FIFO.


The uC software must therefore manage the transfer of the FIFO contents by interrupt and ensure reception of the correct number of bytes. (In this mode, even if the remote transmitter has stopped, the demodulator will output random bits from noise)

When the FIFO is full, Fifofull IRQ source is asserted to alert the uC, that at that time, the FIFO can still be unfilled without data loss. If the FIFO is not unfilled, once the SR is also full (i.e. 8 bits periods later) Fifo\_overrun\_clr is asserted and SR's content is lost.

Figure 40 illustrates an Rx processing with a 16 bytes FIFO size and Fifo\_fill\_method=0. Please note that in the illustrative example of section 5.4.6, the uC does not retrieve any byte from the FIFO through SPI Data, causing overrun.

Page 45 of 76





*Figure 40:* Rx *Processing in Buffered Mode (FIFO size=16, Fifo\_fill\_method=0)* 

# 5.4.4. Interrupt Signals Mapping

The tables below describe the interrupts available in Buffered mode.

	Rx_stby_irq_x	Rx	Stby
	00 (d)	-	-
IRQ_0	01	Write_byte	-
III.e_0	10	/Fifoempty	/Fifoempty
	11	Sync	-
	00 (d)	-	-
IRQ_1	01	Fifofull	Fifofull
	10	RSSI	-
	11	Fifo_threshold	Fifo_threshold

Table 20: Interrupt Mapping in Buffered Rx and Stby Modes

		Тх	
IRQ 0	Tx_start_irq_0=0 (d)	Fifo_threshold	
	Tx_start_irq_0=1	/Fifoempty	
	Tx_irq_1=0 (d)	Fifofull	
IRQ_1	Tx_irq_1=1	Tx_done	

Table 21: Interrupt Mapping in Tx Buffered Mode



## 5.4.5. uC Connections




Figure 41: uC Connections in Buffered Mode

Note that depending upon the application, some uC connections may not be needed:

- ■IRQ\_0: if none of the relevant IRQ sources are used. In this case, leave floating.
- ■IRQ\_1: if none of the relevant IRQ sources are used. In this case, leave floating.
- MISO: if no read register access is needed and the chip is used in Tx mode only. In this case, pull up to VDD through a 100 kΩ resistor.

In addition, DATA pin (unused in buffered mode) should be pulled-up to VDD through a 100 k $\Omega$  resistor. Please refer to Table 13 for the RF64's pin configuration.

## 5.4.6. Buffered Mode Example

Configure all data processing related registers listed below appropriately. In this example we assume Sync word recognition is on and Fifo\_fill\_method=0.

		Тх	Rx	Description	
	Data_mode_x	Х	Х	Defines data operation mode (=>Buffered)	
MCParam	Fifo_size	Х	Х	Defines FIFO size	
	Fifo_thresh	Х	Х	Defines FIFO threshold	
	Rx_stby_irq_0		Х	Defines IRQ_0 source in Rx & Stby modes	
	Rx_stby_irq_1		Х	Defines IRQ_1 source in Rx & Stby modes	
IRQParam	Tx_irq_1	Х		Defines IRQ_1 source in Tx mode	
	Fifo_fill_method	Х		Defines FIFO filling method	
	Fifo_fill	X Controls		Controls FIFO filling status	
	Tx_start_irq_0	Х		Defines Tx start condition and IRQ_0 source	
RXParam	Sync_size		Х	Defines Sync word size	
	Sync_tol		Х	Defines the error tolerance on Sync word detection	
SYNCParam	Sync_value		Х	Defines Sync word value	

Table 22: Relevant Configuration Registers in Buffered Mode (data processing related only)

Tx Mode:

- Program Tx start condition and IRQs: Start Tx when FIFO is not empty (Tx\_start\_irq\_0=1) and IRQ\_1 mapped to Tx\_done (Tx\_irq\_1=1)
- Go to Tx mode (and wait for Tx to be ready, see Figure 50)

Page 47 of 76



- Write packet bytes into FIFO. Tx starts when the first byte is written (Tx\_start\_irq\_0=1). We assume the FIFO is being filled via SPI Data faster than being unfilled by SR (else use Tx\_start\_irq\_0=0 ie Fifo\_threshold to delay Tx start)
- Wait for Tx\_done interrupt (+1 bit period)
- Go to Sleep mode

Rx Mode:

- Program Rx/Stby interrupts: IRQ\_0 mapped to /Fifoempty (Rx\_stby\_irq\_0=10) and IRQ\_1 mapped to Fifo\_threshold (Rx\_stby\_irq\_1=01). Configure Fifo\_thresh to an appropriate value (ex: to detect packet end if its length is known)
- Go to Rx mode (note that Rx is not ready immediately, Cf section 7.3.1).
- Wait for Fifo\_threshold interrupt (i.e. Sync word has been detected and FIFO filled up to the defined threshold).
- If it is packet end, go to Stby (SR's content is lost).
- Read packet bytes from FIFO until /Fifoempty goes low (or correct number of bytes is read).
- Go to Sleep mode.




# 5.5. Packet Mode

## 5.5.1. General Description

Similar to Buffered mode operation, in Packet mode the NRZ data to (from) the (de)modulator is not directly accessed by the uC but stored in the FIFO and accessed via the SPI Data interface.

In addition, the RF64's packet handler performs several packet oriented tasks such as Preamble and Sync word generation, CRC calculation/check, whitening/dewhitening of data, address filtering, etc. This simplifies still further software and reduces uC overhead by performing these repetitive tasks within the RF chip itself.

Another important feature is ability to fill and empty the FIFO in Stby mode, ensuring optimum power consumption and adding more flexibility for the software.



#### Figure 42: Packet Mode Conceptual View

Note that Bit Synchronizer and Sync word recognition are automatically enabled in Packet mode.

## 5.5.2. Packet Format

Two types of packet formats are supported: fixed length and variable length, selectable by the PKTParam\_Pkt\_format bit. The maximum size of the payload is limited by the size of the FIFO selected (16, 32, 48 or 64 bytes).

#### 5.5.2.1. Fixed Length Packet Format

In applications where the packet length is fixed in advance, this mode of operation may be of interest to minimize RF overhead (no length byte field is required). All nodes, whether Tx only, Rx only, or Tx/Rx should be programmed with the same packet length value.

The length of the payload is set by the PKTParam\_Payload\_length register and is limited by the size of the FIFO selected.

Page 49 of 76



The length stored in this register relates only to the payload which includes the message and the optional address byte. In this mode, the payload must contain at least one byte, i.e. address or message byte.

An illustration of a fixed length packet is shown in Figure 43. It contains the following fields:

- Preamble (1010...).
- Sync word (Network ID).
- Optional Address byte (Node ID).
- Message data.
- Optional 2-bytes CRC checksum.




Figure 43: Fixed Length Packet Format

#### 5.5.2.2. Variable Length Packet Format

This mode is necessary in applications where the length of the packet is not known in advance and can vary over time. It is then necessary for the transmitter to send the length information together with each packet in order for the receiver to operate properly.

In this mode the length of the payload, indicated by the length byte in Figure 44, is given by the first byte of the FIFO and is limited only by the width of the FIFO selected. Note that the length byte itself is not included in its calculation. In this mode, the payload must contain at least 2 bytes, i.e. length + address or message byte.

An illustration of a variable length packet is shown in Figure 44. It contains the following fields:

- Preamble (1010...).
- Sync word (Network ID).
- Length byte
- Optional Address byte (Node ID).
- Message data.
- Optional 2-bytes CRC checksum.

Page 50 of 76






Figure 44: Variable Length Packet Format

## 5.5.3. Tx Processing

In Tx mode the packet handler dynamically builds the packet by performing the following operations on the payload available in the FIFO:

- Add a programmable number of preamble bytes
- Add a programmable Sync word
- Optionally calculating CRC over complete payload field (optional length byte + optional address byte + message) and appending the 2 bytes checksum.
- Optional DC-free encoding of the data (Manchester or whitening).

Only the payload (including optional address and length fields) is to be provided by the user in the FIFO.

Assuming that the chip is already in Tx mode then, depending on IRQParam\_Tx\_start\_irq\_0 bit, packet transmission (starting with programmed preamble) will start either after the first byte is written into the FIFO (Tx\_start\_irq\_0=1) or after the number of bytes written reaches the user defined threshold (Tx\_start\_irq\_0=0). The FIFO can also be fully or partially filled in Stby mode via PKTParam\_Fifo\_stby\_access. In this case, the start condition will only be checked when entering Tx mode.

At the end of the transmission (Tx\_done = 1), the user must explicitly exit Tx mode if required. (e.g. back to Stby)

Note that while in Tx mode, before and after actual packet transmission (not enough bytes or Tx\_done), additional preamble bytes are automatically sent to the modulator. When the start condition is met, the current additional preamble byte is completely sent before the transmission of the next packet (i.e. programmed preamble) is started.

## 5.5.4. Rx Processing

In Rx mode the packet handler extracts the user payload to the FIFO by performing the following operations:

- Receiving the preamble and stripping it off.
- Detecting the Sync word and stripping it off.
- Optional DC-free decoding of data.
- Optionally checking the address byte.
- Optionally checking CRC and reflecting the result on CRC\_status bit and CRC\_OK IRQ source.

Only the payload (including optional address and length fields) is made available in the FIFO.

Payload\_ready and CRC\_OK interrupts (the latter only if CRC is enabled) can be generated to indicate the end of the packet reception.

Page 51 of 76



By default, if the CRC check is enabled and fails for the current packet, then the FIFO is automatically cleared and neither of the two interrupts are generated and new packet reception is started. This autoclear function can be disabled via PKTParam\_CRC\_autoclr bit and, in this case, even if CRC fails, the FIFO is not cleared and only Payload\_ready IRQ source is asserted.

Once fully received, the payload can also be fully or partially retrieved in Stby mode via PKTParam\_Fifo\_stby\_access. At the end of the reception, although the FIFO automatically stops being filled, it is still up to the user to explicitly exit Rx mode if required. (e.g. go to Stby to get payload). FIFO must be empty for a new packet reception to start.

### 5.5.5. Packet Filtering

RF64's packet handler offers several mechanisms for packet filtering ensuring that only useful packets are made available to the uC, reducing significantly system power consumption and software complexity.

#### 5.5.5.1. Sync Word Based

Sync word filtering/recognition is automatically enabled in Packet mode. It is used for identifying the start of the payload and also for network identification. As previously described, the Sync word recognition block is configured (size, error tolerance, value) via RXParam\_Sync\_size, RXParam\_Sync\_tol and SYNCParam configuration registers. This information is used, both for appending Sync word in Tx, and filtering packets in Rx.

Every received packet which does not start with this locally configured Sync word is automatically discarded and no interrupt is generated.

When the Sync word is detected, payload reception automatically starts and Sync IRQ source is asserted.

#### 5.5.5.2. Address Based

Address filtering can be enabled via the PKTParam\_Adrs\_filt bits. It adds another level of filtering, above Sync word, typically useful in a multi-node networks where a network ID is shared between all nodes (Sync word) and each node has its own ID (address).

Three address based filtering options are available:

- Adrs\_filt = 01: Received address field is compared with internal register Node\_Adrs. If they match then the packet is accepted and processed, otherwise it is discarded.
- Adrs\_filt = 10: Received address field is compared with internal register Node\_Adrs and the constant 0x00. If either is a match, the received packet is accepted and processed, otherwise it is discarded. This additional check with a constant is useful for implementing broadcast in a multi-node networks.
- Adrs\_filt = 11: Received address field is compared with internal register Node\_Adrs and the constants 0x00 & 0xFF. If any of the three matches, then the received packet is accepted and processed, otherwise it is discarded. These additional checks with constants are useful for implementing broadcast commands of all nodes.

Please note that the received address byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. In addition, Node\_Adrs and Adrs\_filt only apply to Rx. On Tx side, if address filtering is expected, the address byte should simply be put into the FIFO like any other byte of the payload.

#### 5.5.5.3. Length Based

In variable length Packet mode, PKTParam\_Payload\_length must be programmed with the maximum length permitted. If received length byte is smaller than this maximum then the packet is accepted and processed, otherwise it is discarded.

Page 52 of 76



Please note that the received length byte, as part of the payload, is not stripped off the packet and is made available in the FIFO.

To disable this function the user should set the value of the PKTParam\_Payload\_length to the value of the FIFO size selected.

#### 5.5.5.4. CRC Based

The CRC check is enabled by setting bit PKTParam\_CRC\_on. It is used for checking the integrity of the message.

- On Tx side a two byte CRC checksum is calculated on the payload part of the packet and appended to the end of the message.
- On Rx side the checksum is calculated on the received payload and compared with the two checksum bytes received. The result of the comparison is stored in the PKTParam\_CRC\_status bit and CRC\_OK IRQ source.

By default, if the CRC check fails then the FIFO is automatically cleared and no interrupt is generated. This filtering function can be disabled via PKTParam\_CRC\_autoclr bit and in this case, even if CRC fails, the FIFO is not cleared and only Payload\_ready interrupt goes high. Please note that in both cases, the two CRC checksum bytes are stripped off by the packet handler and only the payload is made available in the FIFO.

The CRC is based on the CCITT polynomial as shown in Figure 45. This implementation also detects errors due to leading and trailing zeros.




Figure 45: CRC Implementation

#### 5.5.6. DC-Free Data Mechanisms

The payload to be transmitted may contain long sequences of 1's and 0's, which introduces a DC bias in the transmitted signal. The radio signal thus produced has a non uniform power distribution over the occupied channel bandwidth. It also introduces data dependencies in the normal operation of the demodulator. Thus it is useful if the transmitted data is random and DC free.

For such purposes, two techniques are made available in the packet handler: Manchester encoding and data whitening. Please note that only one of the two methods should be enabled at a time.

#### 5.5.6.1. Manchester Encoding

Manchester encoding/decoding is enabled by setting bit PKTParam\_Manchester\_on and can only be used in Packet mode.

The NRZ data is converted to Manchester code by coding '1' as "10" and '0' as "01".

In this case, the maximum chip rate is the maximum bit rate given in the specifications section and the actual bit rate is half the chip rate.

Page 53 of 76



Manchester encoding and decoding is only applied to the payload and CRC checksum while preamble and Sync word are kept NRZ. However, the chip rate from preamble to CRC is the same and defined by MCParam\_BR (Chip Rate = Bit Rate NRZ = 2 x Bit Rate Manchester).

Manchester encoding/decoding is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.

	<sup>1/BR</sup> Sync						1/BR Payload											
RF chips @ BR	 1	11	1	0	1	0	0	1	0	<u>`0</u>	1	0	1	1	0	1	0	
User/NRZ bits Manchester OFF	 1	1	1	0	1	0	0	1	0	0	1	0	1	1	0	1	0	 t
User/NRZ bits Manchester ON	 1	1	1	0	1	0	0		1	(	)	(	)		1		1	


Figure 46: M	lanchester	Encoding/L	Decoding

#### 5.5.6.2. Data Whitening

Another technique called whitening or scrambling is widely used for randomizing the user data before radio transmission. The data is whitened using a random sequence on the Tx side and de-whitened on the Rx side using the same sequence. Comparing to Manchester technique it has the advantage of keeping NRZ datarate i.e. actual bit rate is not halved.

The whitening/de-whitening process is enabled by setting bit PKTParam\_Whitening\_on. A 9-bit LFSR is used to generate a random sequence. The payload and 2-byte CRC checksum is then XORed with this random sequence as shown in Figure 47. The data is de-whitened on the receiver side by XORing with the same random sequence.

Payload whitening/de-whitening is thus made transparent for the user, who still provides/retrieves NRZ data to/from the FIFO.



#### LFSR Polynomial =X<sup>9</sup> + X<sup>5</sup> + 1

Figure 47: Data Whitening

#### 5.5.7. Interrupt Signal Mapping

Tables below give the description of the interrupts available in Packet mode.



	Rx_stby_irq_x	Rx	Stby
	00 (d)	Payload_ready	-
IRQ 0	01	Write_byte	-
	10	/Fifoempty	/Fifoempty
	11	Sync or Adrs_match*	-
	00 (d)	CRC_OK	-
IRQ_1	01	Fifofull	Fifofull
	10	RSSI	-
	11	Fifo_threshold	Fifo_threshold

Table 23: Interrupt Mapping in Rx and Stby in Packet Mode

\*The latter if Address filtering is enabled

		Тх		
IRQ 0	Tx_start_irq_0=0 (d)	Fifo_threshold		
	Tx_start_irq_0=1	/Fifoempty		
IRQ_1	Tx_irq_1=0 (d)	Fifofull		
	Tx_irq_1=1	Tx_done		

Table 24: Interrupt Mapping in Tx Packet Mode

### 5.5.8. uC Connections




Figure 48: uC Connections in Packet Mode

Note that depending upon the application, some uC connections may not be needed:

- IRQ\_0: if none of the relevant IRQ sources are used. In this case, leave floating.
- IRQ\_1: if none of the relevant IRQ sources are used. In this case, leave floating.
- MISO: if no read register access is needed and the chip is used in Tx mode only. In this case, pull up to VDD through a 100 kΩ resistor.

In addition, DATA pin (unused in packet mode) should be pulled-up to VDD through a 100 k $\Omega$  resistor. Please refer to Table 13 for the RF64's pin configuration.



### 5.5.9. Packet Mode Example

Configure all data processing related registers listed below appropriately. In this example we assume CRC is enabled with autoclear on.

		Тх	Rx	Description
	Data_mode_x	Х	Х	Defines data operation mode (ÆPacket)
MCParam	Fifo_size	Х	Х	Defines FIFO size
	Fifo_thresh	Х	Х	Defines FIFO threshold
	Rx_stby_irq_0		Х	Defines IRQ_0 source in Rx & Stby modes
IRQParam	Rx_stby_irq_1		Х	Defines IRQ_1 source in Rx & Stby modes
inter aram	Tx_irq_1	Х		Defines IRQ_1 source in Tx mode
	Tx_start_irq_0	Х		Defines Tx start condition and IRQ_0 source
RXParam	Sync_size	Х	Х	Defines Sync word size
	Sync_tol		Х	Defines the error tolerance on Sync word detection
SYNCParam	Sync_value	Х	Х	Defines Sync word value
	Manchester_on	Х	Х	Enables Manchester encoding/decoding
	Payload_length	X <sup>(1)</sup>	Х	Length in fixed format, max Rx length in variable format
	Node_adrs		Х	Defines node address for Rx address filtering
	Pkt_format	Х	Х	Defines packet format (fixed or variable length)
PKTParam	Preamble_size	Х		Defines the size of preamble to be transmitted
	Whitening_on	Х	Х	Enables whitening/de-whitening process
	CRC_on	Х	Х	Enables CRC calculation/check
	Adrs_filt		Х	Enables and defines address filtering
	CRC_autoclr		Х	Enables FIFO autoclear if CRC failed
<sup>(1)</sup> fixed format only	Fifo_stby_access	Х	Х	Defines FIFO access in Stby mode

Table 25: Relevant Configuration Registers in Packet Mode (data processing related only)

<sup>(1)</sup>fixed format only

Tx Mode:

- Program Tx start condition and IRQs: Start Tx when FIFO not empty (Tx\_start\_irq\_0=1) and IRQ\_1 mapped to Tx\_done (Tx\_irq\_1=1)
- Go to Stby mode
- Write all payload bytes into FIFO (Fifo\_stby\_access=0, Stby interrupts can be used if needed)
- Go to Tx mode. When Tx is ready (automatically handled) Tx starts (Tx\_start\_irq\_0=1).
- Wait for Tx\_done interrupt (+1 bit period)
- Go to Sleep mode

Rx Mode:

- Program Rx/Stby interrupts: IRQ\_0 mapped to /Fifoempty (Rx\_stby\_irq\_0=10) and IRQ\_1 mapped to CRC\_OK (Rx\_stby\_irq\_1=00)
- Go to Rx (note that Rx is not ready immediately, see section 7.3.1
- Wait for CRC\_OK interrupt
- Go to Stby
- Read payload bytes from FIFO until /Fifoempty goes low. (Fifo\_stby\_access =1)
- Go to Sleep mode

## 5.5.10. Additional Information

If the number of bytes filled for transmission is greater than the actual length of the packet to be transmitted and  $Tx\_start\_irq\_0 = 1$ , then the FIFO is cleared after the packet has been transmitted. Thus the extra bytes in the

Page 56 of 76



FIFO are lost. On the other hand if  $Tx_start_iq_0 = 0$  then the extra bytes are kept into the FIFO. This opens up the possibility of transmitting more than one packet by filling the FIFO with multiple packet messages.

It is not possible to receive multiple packets. Once a packet has been received and filled into the FIFO all its content needs to be read i.e. the FIFO must be empty for a new packet reception to be initiated.

The Payload\_ready interrupt goes high when the last payload byte is available in the FIFO and remains high until all its data are read. Similar behavior is applicable to Adrs\_match and CRC\_OK interrupts.

The CRC result is available in the CRC\_status bit as soon as the CRC\_successful and Payload\_ready interrupt sources are triggered. In Rx mode, CRC\_status is cleared when the complete payload has been read from the FIFO. If the payload is read in Stby mode, then CRC\_status is cleared when the user goes back to Rx mode and a new Sync word is detected.

The Fifo\_fill\_method and Fifo\_fill bits don't have any meaning in the Packet mode and should be set to their default values only.



# 6. Configuration and Status Registers

# 6.1. General Description

Table 26 sums-up the control and status registers of the RF64:

#### Table 26: Registers List

Name	Size	Address	Description
MCParam	13 x 8	0 - 11	Main parameters common to transmit and receive modes
IRQParam	3 x 8	12 - 15	Interrupt registers
RXParam	6 x 8	16 - 21	Receiver parameters
SYNCParam	4 x 8	22 – 25	Pattern
TXParam	1 x 8	26	Transmitter parameters
OSCParam	1 x 8	27	Crystal oscillator parameters
PKTParam	4 x 8	28 - 30	Packet handler parameters

# 6.2. Main Configuration Register - MCParam

The detailed description of the MCParam register is given in Table 27.

Table 27: MCParam Register Description

Name	Bits	Address (d)	RW	Description
Chip_mode	7-5	0	r/w	Transceiver mode: $000 \rightarrow$ sleep mode - Sleep $001 \rightarrow$ stand-by mode - Stby (d) $010 \rightarrow$ frequency synthesizer mode - FS $011 \rightarrow$ receive mode - Rx $100 \rightarrow$ transmit mode - Tx
Freq_band	4-2	0	r/w	Frequency band: 000 -> 300-330 MHz 001-> 320-350 MHz 010-> 350-390 MHz 011-> 390-430 MHz 100-> 430-470 MHz (d) 101-> 470-510 MHz
Subbband	1-0	0	r/w	Frequency Sub-band: 00 -> 1st quarter of the selected band (d) 01 -> 2nd quarter of the selected band 10 -> 3rd quarter of the selected band 11 -> 4th quarter of the selected band
Data_mode	7-6	1	r/w	Data operation mode: 00 -> continuous mode (d) 01 -> buffered mode 1X -> packet handling mode
FSK_OOK_ctrl	5-4	1	r/w	RxTx modulation scheme: 00 -> Reset 01 -> OOK 10 -> FSK (d) 11 -> Direct mode of transmitter (internal). Reserved (external)

Page 58 of 76



		1		
				OOK demodulator threshold type: 00 -> fixed threshold mode
OOK_thresh_type	3-2	1	r/w	01 -> peak mode (d)
				10 -> average mode
				11 -> reserved
				Gain on the IF chain: 00-> maximal gain (0dB) (d)
IF_gain	1-0	1	r/w	01 -> -4.5 dB
				10 -> -9dB
				11-> -13.5 dB
				Single side frequency deviation in FSK Transmit mode: Refer to sections 3.3.4 and 3.3.5
Freq_dev	7-0	2	r/w	
Fieq_uev	1-0	2	r/w	Fdev = $\frac{f_{XTAL}}{32 * (D+1)}$ , 0 ≤ D ≤ 255, where D is the value in the register.
				(d): D = "00000011" => Fdev = 100 kHz
				C coefficient of the bit rate
BR_C				
20	7-0	3	r/w	Bit Rate = $\frac{f_{XTAL}}{2 * (C+1)*(D+1)}$ , $0 \le C \le 255$ , where C is the value in the register.
				(d): C = "0000111" => Bit Rate = 25 kb/s NRZ
			1	D coefficient of the bit rate
BR_D	7.0	4		Bit Rate = $\int_{XTAL} f_{XTAL}$ 15 ≤ D ≤ 255, where D is the value in the register
	7-0	4	r/w	Bit Rate = $\frac{f_{XTAL}}{2 * (C+1)*(D+1)}$ , $15 \le D \le 255$ , where D is the value in the register.
				(d): D = "0001111" => Bit Rate = 25 kb/s NRZ
				Ramp control of the rise and fall times of the Tx PA regulator output voltage in
				OOK mode: 00=> 3us
PA_ramp	7-6	5	r/w	01=> 8.5 us
				10 => 15 us
				11=> 23 us (d)
		5	r/w	Enables the low power mode of the receiver by reducing the bias current of the LNA.
Low_power_rx	5			0 -> Low power mode disabled (d)
				1 -> Low power mode enabled
Trim_band	2-1	5	rha	VCO trimming: (d) 11
	2-1	5	r/w	VCO trimming: (d) 11
				Selection between the two RF frequencies defined by the
RF_frequency	0	5	r/w	SynthRi, SynthPi, and SynthSi registers: 0 -> frequency 1 for R1,P1,S1 (d)
-				1 -> frequency 1 for R2,P2,S2
R1	7-0	6	r/w	R counter, active when RPS_select="0"
	1-0	U	1/ VV	(d):6Bh; default values of R1, P1, S1 generate 434.0 MHz in FSK mode
P1	7-0	7	r/w	P counter, active when RPS_select="0" (d): 2Ah; default values of R1, P1, S1 generate 434.0 MHz in FSK mode
				S counter, active when RPS select="0"
S1	7-0	8	r/w	(d): 1Eh; default values of R1, P1, S1 generate 434.0 MHz in FSK mode
R2	7-0	9	r/w	R counter, active when RPS_select="1"
				(d): 77h; default values of R2, P2, S2 generate 435.0 MHz in FSK mode P counter, active when RPS_select="1"
P2	7-0	10	r/w	(d): 2Fh; default values of R2, P2, S2 generate 435.0 MHz in FSK mode
S2	7-0	11	r/w	S counter, active when RPS_select="1"
02	1-0		1/ VV	(d): 19h; default values of R2, P2, S2 generate 435.0 MHz in FSK mode
Res	2-0	12	r/w	Reserved (d):"000"
	I			(u). 000

Page 59 of 76



# 6.3. Interrupt Configuration Parameters - IRQParam

The detailed description of the IRQParam register is given in Table 28.

Name	Bits	Address (d)	RW	Description
Fifo_size	7-6	12	r/w	Configures the size of the FIFO: 00 -> 16 bytes (d) 01 -> 32 bytes 10 -> 48 bytes 11 -> 64 bytes
Fifo_thresh	5-0	12	r/w	Number of bytes to be written in the FIFO to activate the Fifo_threshold interrupts Actual number of bytes = B + 1, where B is the value in the register. (d): B = 001111 => Number of bytes = 16
Rx_stby_irq_0	7-6	13	r/w	IRQ_0 source in Rx and Standby modes: If Data_mode(1:0) = 00 (Continuous mode): 00 => Sync (d) 01=> RSSI 10 => Sync 11=> Sync If Data_mode(1:0) = 01 (Buffered mode): 00 => - (d) 01=> Write_byte 10=> /Fifoempty* 11 Sync If Data_mode(1:0) = 1x (Packet mode): 00=> Payload_ready (d) 01 => Write_byte 10=> /Fifoempty* 11 => Sync or Adrs_match (the latter if address filtering is enabled) *also available in Standby mode (Cf sections 5.4.4 and 5.5.7)
Rx_stby_irq_1	5-4	13	r/w	IRQ_1 source in Rx and Standby modes: If Data_mode(1:0) = 00 (Continuous mode): xx =>DCLK If Data_mode(1:0) = 01 (Buffered mode): 00=> - (d) 01=> Fifofull* 10=> RSSI 11=> Fifo_threshold* If Data_mode(1:0) = 1x (Packet mode): 00=> CRC_ok (d) 01=> Fifofull* 10 => RSSI 11=> Fifo_threshold* * 10 => RSSI 11=> Fifo_threshold* * *also available in Standby mode (Cf sections 5.4.4 and 5.5.7)
Tx_start_irq_0	3	13	r/w	Tx start condition and IRQ_0 source: $0 \Rightarrow$ Start transmission when the number of bytes in FIFO is greater than or equal to the threshold set by MCParam_Fifo_thresh parameter (Cf section 5.2.2.3), IRQ_0 mapped to Fifo_threshold (d) $1 \Rightarrow$ Tx starts if FIFO is not empty, IRQ_0 mapped to /Fifoempty

Page 60 of 76



				IRQ_1 source in Tx mode:
Tx_irq_1	2	13	r/w	If Data_mode(1:0) = 00 (Continuous mode): x =>DCLK If Data_mode(1:0) = 01 (Buffered mode) or 1x (Packet mode): 0 => Fifofull (d) $1 => Tx_done$
Fifofull	1	13	r	Fifofull IRQ source Goes high when FIFO is full.
/Fifoempty	0	13	r	/Fifoempty IRQ source Goes low when FIFO is empty
Fifo_fill_method	7	14	r/w	FIFO filling method (Buffered mode only): 0 =>Automatically starts when a sync word is detected (d) 1 =>Manually controlled by Fifo_fill
Fifo_fill	6	14	r/w/ c	<ul> <li>FIFO filling status/control (Buffered mode only):</li> <li>If Fifo_fill_method = '0': (d)</li> <li>Goes high when FIFO is being filled (sync word has been detected)</li> <li>Writing '1' clears the bit and waits for a new sync word (if Fifo_overrun_clr=0)</li> <li>If Fifo_fill_method = '1':</li> <li>0 =&gt;Stop filling the FIFO</li> <li>1 =&gt;Start filling the FIFO</li> </ul>
Tx_done	5	14	r	Tx_done IRQ source Goes high when the last bit has left the shift register.
Fifo_overrun_clr	4	13	r/w/ c	Goes high when an overrun error occurred. Writing a 1 anytime clears flag (if set) and launches a new Rx or Tx process
Res	3	14	r/w	(d): "0", should be set to "1". Note: "0" disables the RSSI IRQ source. It can be left enabled at any time, and the user can choose to map this interrupt to IRQ0/IRQ1 or not.
RSSI_irq	2	14	r/w/ c	RSSI IRQ source: Goes high when a signal above RSSI_irq_thresh is detected Writing '1' clears the bit
PLL_locked	1	14	r/w/ c	PLL status: 0 =>not locked 1 =>locked Writing a '1' clears the bit
PLL_lock_en	0	14	r/w	PLL_lock detect flag mapped to pin 23: 0 => Lock detect disabled, pin 23 is HI 1 =>Lock detect enabled(d)
RSSI_irq_thresh	7-0	15		RSSI threshold for interrupt (coded as RSSI) (d): "00000000"



# 6.4. Receiver Configuration parameters - RXParam

The detailed description of the RXParam register is given in Table 29.

Table 29: RXParam Register Description

Name	Bits	Address (d)	RW	Description
PassiveFilt	7-4	16	r/w	Typical single sideband bandwidth of the passive low-pass filter.         PassiveFilt = 0000 => 65 kHz         0001 => 82 kHz         0010 => 109 kHz         0011 => 137 kHz         0100 => 157 kHz         0101 => 184 kHz         0110 => 211 kHz         0111 => 234 kHz         1000 => 262 kHz         1001 => 321 kHz         1011 => 321 kHz         1010 => 378 kHz (d)         1011 => 414 kHz         1100 => 458 kHz         1101 => 514 kHz         1110 => 676 kHz         1111 => 987 kHz
ButterFilt	3-0	16	r/w	Sets the receiver bandwidth. For BW information please refer to sections 3.4.5 (FSK) and 3.4.6 (OOK). $f_c = f_0 + 200kHz \cdot \frac{f_{xtal}MHz}{12.8MHz} \cdot \frac{1 + Val(ButterFilt)}{8}$ (d): "0011" => f_c = 200 kHz
PolypFilt_center	7-4	17	r/w	Central frequency of the polyphase filter (100kHz recommended): $f_0 = 200kHz. \frac{F_{xtal}MHz}{12.8MHz}. \frac{1+Val(PolypFilt\_center)}{8}$ (d):"0011" => f_0 = 100 kHz
Res	3-0	17	r/w	Reserved (d): "1000"
PolypFilt_on	7	18	r/w	Enable of the polyphase filter, in OOK Rx mode: 0 => off (d) 1 => on
Bitsync_off	6	18	r/w	Bit synchronizer: control in Continuous Rx mode: 0 => on (d) 1 => off
Sync_on	5	18	r/w	Sync word recognition: 0 => off (d) 1 => on
Sync_size	4-3	18	r/w	Sync word size: 00 => 8 bits 01 => 16 bits 10 => 24 bits 11 => 32 bits (d)
Sync_tol	2-1	18	r/w	Number of errors tolerated in the Sync word recognition: 00 => 0 error (d) 01 => 1 error 10 => 2 errors 11 => 3 errors
Res	0	18	r/w	Reserved (d):"0"

Page 62 of 76



Name	Bits	Address (d)	RW	Description
OOK_Thresh	7-0	19	r/w	OOK fixed threshold or min threshold in peak mode. By default at 6dB. (d): "00000100" assuming 0.5dB RSSI step.
RSSI_val	7-0	20	r	RSSI output, 0.5 dB / bit Note: READ-ONLY (not to be written)
OOK_thresh_step	7-5	21	r/w	Size of each decrement of the RSSI threshold in the OOK demodulator $000 \Rightarrow 0.5 dB (d)$ $100 \Rightarrow 3.0 dB$ $001 \Rightarrow 1.0 dB$ $101 \Rightarrow 4.0 dB$ $010 \Rightarrow 1.5 dB$ $110 \Rightarrow 5.0 dB$ $011 \Rightarrow 2.0 dB$ $111 \Rightarrow 6.0 dB$
OOK_thresh_dec _period	4-2	21	r/w	Period of decrement of the RSSI threshold in the OOK demodulator: 000 => once in each chip period (d) 001 => once in 2 chip periods 010 => once in 4 chip periods 011 => once in 8 chip periods 100 => twice in each chip period 101 => 4 times in each chip period 110 => 8 times in each chip period 111 => 16 times in each chip period
OOK_avg_thresh _cutoff	1-0	21	r/w	Cutoff frequency of the averaging for the average mode of the OOK threshold in demodulator $00 \Rightarrow f_C \approx BR / 8.\pi$ (d) $01 \Rightarrow Reserved$ $10 \Rightarrow Reserved$ $11 \Rightarrow f_C \approx BR / 32.\pi$

# 6.5. Sync Word Parameters - SYNCParam

The detailed description of the SYNCParam register is given in Table 30.

Name	Bits	Address (d)	RW	Description
Sync_value(31:24)	7-0	22	r/w	1 <sup>st</sup> Byte of Sync word
				(d): "00000000"
Sync_value(23:16)	7-0	23		2 <sup>nd</sup> Byte of Sync word (only used if Sync_size ≠ 00)
				(d): "00000000"
Sync_value(15:8)	7-0	24		3 <sup>rd</sup> Byte of Sync word (only used if Sync_size = 1x)
				(d): "00000000"
Sync_value(7:0)	7-0	25		4 <sup>th</sup> Byte of Sync word (only used if Sync_size = 11)
				(d): "00000000"



# 6.6. Transmitter Parameters - TXParam

The detailed description of the TXParam register is given in Table 31.

Table 31: TXParam Register Description

Name	Bits	Address (d)	RW	Description
InterpFilt	7-4	26	r/w	Tx Interpolation filter cut off frequency:
				$fc = 200kHz. \frac{F_{xtal}MHz}{12.8MHz} \frac{1 + Val(InterpFiltTx)}{8}$
			,	(d): "0111" => $f_c = 200 \text{ kHz}$
Pout	3-1	26	r/w	Tx output power (1 step $\approx$ 3 dB): 000 => 12.5 dBm 001 => 12.5 dBm -1 step (d) 010 => 12.5 dBm - 2 steps 011 => 12.5 dBm - 3 steps 100 => 12.5 dBm - 4 steps 101 => 12.5 dBm - 5 steps 111 => 12.5 dBm - 6 steps 111 => 12.5 dBm - 7 steps
TX_zero_if	0	26	r/w	Set the transmitter in zero-if architecture in tx mode 0 -> normal operation (d) 1-> zero-if operation (first if is set to zero and frequency deviation is not used)

# 6.7. Oscillator Parameters - OSCParam

The detailed description of the OSCParam register is given in Table 32.

Table 32: OSCParam Register Description

Name	Bits	Address (d)	RW	Description
Clkout_on	7	27	r/w	Clkout control
				0 => Disabled
				1 => Enabled, Clk frequency set by Clkout_freq (d)
Clkout_freq	6-2	27	r/w	Frequency of the signal provided on CLKOUT:
				$fclkout = f_{xtal}$ if Clkout_freq = "00000"
				$fclkout = \frac{f_{xtal}}{2*Clkout\_freq}$ otherwise
				<sup>°</sup> 2*Clkout _ freq
				(d): 01111 (= 427 kHz)
Res	1-0	27	r/w	Reserved
				(d): "00"

Page 64 of 76



# 6.8. Packet Handling Parameters – PKTParam

The detailed description of the PKTParam register is given in Table 33.

Table 33: PKTParam Register Description

Name	Bits	Address (d)	RW	Description
Manchester_on	7	28	r/w	Enable Manchester encoding/decoding: 0 => off (d) 1 => on
Payload_length	6-0	28	r/w	If Pkt_format=0, payload length. If Pkt_format=1, max length in Rx, not used in Tx. (d): "0000000"
Node_adrs	7-0	29	r/w	Node's local address for filtering of received packets. (d): 00h
Pkt_format	7	30	r/w	Packet format: 0 => fixed length (d) 1 => variable length
Preamble_size	6-5	30	r/w	Size of the preamble to be transmitted: $00 \Rightarrow 1$ byte $01 \Rightarrow 2$ bytes $10 \Rightarrow 3$ bytes (d) $11 \Rightarrow 4$ bytes
Whitening_on	4	30	r/w	Whitening/dewhitening process: 0 => off (d) 1 => on
CRC_on	3	30	r/w	CRC calculation/check: 0 => off 1 => on (d)
Adrs_filt	2-1	30	r/w	Address filtering of received packets: 00 => off (d) 01 => Node_adrs accepted, else rejected. 10 => Node_adrs & 0x00 accepted, else rejected. 11 => Node_adrs & 0x00 & 0xFF accepted, else rejected.
CRC_status	0	30	r	CRC check result for current packet (READ ONLY): 0 => Fail 1 => Pass
CRC_autoclr	7	31	r/w	FIFO auto clear if CRC failed for current packet: 0=> on (d) 1=> off
Fifo_stby_access	6	31	r/w	FIFO access in standby mode: 0=> Write (d) 1=> Read
Res	5-0	31	r/w	Reserved (d): "000000"



# 7. Application Information

# 7.1. Crystal Resonator Specification

Table 34 shows the crystal resonator specification for the crystal reference oscillator circuit of the RF64. This specification covers the full range of operation of the RF64 and is employed in the reference design (see section 7.5.3).

#### Table 34: Crystal Resonator Specification

Name	Description	Min.	Тур.	Max.	Unit
Fxtal	Nominal frequency	9	12.800	15	MHz
Cload	Load capacitance for Fxtal	13.5	15	16.5	pF
Rm	Motional resistance	-	-	100	ohms
Со	Shunt capacitance	1	-	7	pF
⊗Fxtal	Calibration tolerance at 25+/-3°C	-15	-	+15	ppm
⊗Fxtal(⊗T)	Stability over temperature range [-40°C ; +85°C]	-20	-	+20	ppm
⊗Fxtal(⊗t)	Ageing tolerance in first 5 years	-2	-	+2	ppm/year

Note that the initial frequency tolerance, temperature stability and ageing performance should be chosen in accordance with the target operating temperature range and the receiver bandwidth selected.

# 7.2. Software for Frequency Calculation

The R1, P1, S1, and R2, P2, S2 dividers are configured over the SPI interface and programmed by 8 bits each, at addresses 6 to 11. The frequency pairs may hence be switched in a single SPI cycle.

#### 7.2.1. GUI

To aid the user with calculating appropriate R, P and S values, software is available to perform the frequency calculation.

## 7.2.2. .dll for Automatic Production Bench

The Dynamically Linked Library (DLL) used by the software to perform these calculations is also provided, free of charge, to users, for inclusion in automatic production testing. Key benefits of this are:

- No hand trimming of the reference frequency required: the actual reference frequency of the Device Under Test (DUT) can be easily measured (e.g. from the CLKOUT output of the RF64) and the tool will calculate the best frequencies to compensate for the crystal initial error.
- Channel plans can be calculated and stored in the application's memory, then adapted to the actual crystal oscillator frequency.

# 7.3. Switching Times and Procedures

As an ultra-low power device, the RF64 can be configured for low minimum average power consumption. To minimize consumption the following optimized transitions between modes are shown.



## 7.3.1. Optimized Receive Cycle

The lowest-power Rx cycle is the following:




Figure 49: Optimized Rx Cycle

Note: If the lock detect indicator is available on an external interrupt pin of the companion uC, it can be used to optimize TS\_FS, without having to wait the maximum specified TS\_FS.



# 7.3.2. Optimized Transmit Cycle




Figure 50: Optimized Tx Cycle

Note: As stated in the preceding section, TS\_FS time can be improved by using the external lock detector pin as external interrupt trigger.

Page 68 of 76



# 7.3.3. Transmitter Frequency Hop Optimized Cycle






Figure 51: Tx Hop Cycle





# 7.3.4. Receiver Frequency Hop Optimized Cycle



Note: it is also possible to move from one channel to the other one without having to switch off the receiver. This method is faster, and overall draws more current. For timing information, please refer to TS\_RE\_HOP on Table 8.



# 7.3.5. Rx=>Tx and Tx=>Rx Jump Cycles




Figure 53: Rx => Tx => Rx Cycle



# 7.4. Reset of the Chip

A power-on reset of the RF64 is triggered at power up. Additionally, a manual reset can be issued by controlling pin 13.

## 7.4.1. POR

If the application requires the disconnection of VDD from the RF64, despite of the extremely low Sleep Mode current, the user should wait for 10 ms from of the end of the POR cycle before commencing communications over the SPI bus. Pin 13 (TEST8) should be left floating during the POR sequence.




Figure 54: POR Timing Diagram

Please note that any CLKOUT activity can also be used to detect that the chip is ready.

## 7.4.2. Manual Reset

A manual reset of the RF64 is possible even for applications in which VDD cannot be physically disconnected. Pin 13 should be pulled high for a hundred microseconds, and then released. The user should then wait for 5 ms before using the chip.




Figure 55: Manual Reset Timing Diagram

Please note that while pin 13 is driven high, an over current consumption of up to ten milliamps can be seen on VDD.



# 7.5. Reference Design

It is recommended that this reference design (i.e. schematics, placement, layout, BOM,) is replicated in the final application board to guarantee optimum performance.

## 7.5.1. Application Schematic




Figure 56: Reference Design Circuit Schematic

The reference design area is represented by the dashed rectangle. C12 is a DC blocking capacitor which protects the SAW filter. It has been added for debug purposes could be removed for a direct antenna connection if there is no DC bias is expected at the antenna port. Please note that C10 and C11 are not used.

## 7.5.2. PCB Layout

As illustrated in figures below, the layout has the following characteristics:

- very compact (9x19mm) => can be easily inserted even on very small PCBs
- standard PCB technology (2 layers, 1.6mm, std via & clearance) => low cost
- Its performance is quasi-insensitive to dielectric thickness => minimal design effort to transfer to other PCB technologies (thickness, # of layers, etc...)



The layers description is illustrated in Figure 57:

Signal (35um)
Isolation (FR4, 1.6mm)
Ground plane

Figure 57: Reference Design's Stackup

The layout itself is illustrated in Figure 58.




Figure 58: Reference Design Layout (top view)

## 7.5.3. Bill Of Material

Table 35: Reference Design BOM

Ref	Value	Tol (+/-)	Techno	Size	Comment	
	<u>315MHz 434MHz</u>	<u> </u>	· 			
U1	RF64	-	Transceiver IC	TQFN-32	-	
U2	315MHz 434 MHz	-	SAW Filter	3.8*3.8 mm	Plotted in section 7.5.4	
Q1	12.8 MHz	15 ppm at 25°C	AT-cut	5.0*3.2 mm	Fundamental, Cload=15 pF	
		20 ppm over -40/+85°C				
		2ppm/year max				
R1	1Ω	1%	-	0402	PA regulator	
R2	6.8K	1%	-	0402	Loop filter	
C1	1µF	15%	X5R	0402	VDD decoupling	
C2	100 N F	15%	X5R	0402	Top regulator decoupling	
C3	100 N F	10%	X7R	0402	Digital regulator decoupling	
C4	47NF	10%	X7R	0402	PA regulator decoupling	
C5	100 N F	10%	X7R	0402	VCO regulator decoupling	
C6	6.8N F	10%	X7R	0402	Loop Filter	
C7	680P	5%	NPO	0402	Loop Filter	
C8	10P	0.25 pF	NPO	0402	Matching	
C9	150PF	5%	NPO	0402	DC block and L4 adjust	
L1, L2	33NH 19NH	0.2 nH	Wire wound	0402	VCO tank inductors	
L3	19NH	5%	Wire wound	0402	PA Choke	
L4	27NH	5%	Multilaver	0402	Matching	
C10, C11			-	0402	-	
C12*	47 P	5%	NPO	0402	DC block	

\*Not part of the ref. design (not required for direct antenna connection).

Note: for battery powered applications, a high value capacitance should be implemented in parallel with C1 (typically 10  $\mu$ F) to offer a low impedance voltage source during startup sequences.

Page 74 of 76



# 8. Packaging Information

# 8.1. Package Outline Drawing

RF64 is available in a 32-lead TQFN package as shown in Figure 59 below.





Figure 59: Package Outline Drawing

# 8.2. PCB Land Pattern



CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN I 2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANYS MANUFACTURING GUIDELINES ARE MET. 3. THERMAL VISI IN THE LAND PATTERN OT THE EXPOSED POAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.

- 4. SQUARE PACKAGE DIMENSIONS APPLY IN BOTH " X " AND " Y " DIRECTIONS

Figure 60: PCB Land Pattern

Page 75 of 76



#### HOPE MICROELECTRONICS CO.,LTD

Add: 2/F, Building 3, Pingshan Private Enterprise Science and Technology Park, Lishan Road, XiLi Town, Nanshan District, Shenzhen, Guangdong, China Tel: 86-755-82973805 Fax: 86-755-82973550 Email: sales@hoperf.com Website: http://www.hoperf.com http://www.hoperf.cn This document may contain preliminary information and is subject to change by Hope Microelectronics without notice. Hope Microelectronics assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of Hope Microelectronics or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in the direct physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MECHANTABILITY OR FITNESS FOR A ARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

©2006, HOPE MICROELECTRONICS CO., LTD. All rights reserved.