# 2.5 V 1:4 AnyLevel<sup>™</sup> Differential Input to LVDS Fanout Buffer/Translator

The NB6L14S is a differential 1:4 Clock or Data Receiver and will accept AnyLevel differential input signals: LVPECL, CML, LVDS, or HSCL. These signals will be translated to LVDS and four identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6L14S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The NB6L14S has a wide input common mode range from GND + 50 mV to  $V_{CC}$  – 50 mV. Combined with the 50  $\Omega$  internal termination resistors at the inputs, the NB6L14S is ideal for translating a variety of differential or single–ended Clock or Data signals to 350 mV typical LVDS output levels.

The NB6L14S is the 2.5 V version of the NB6N14S and is offered in a small 3 mm x 3 mm 16–QFN package. Application notes, models, and support documentation are available at www.onsemi.com.

The NB6L14S is a member of the ECLinPS MAX™ family of high performance products.

#### **Features**

- Maximum Input Clock Frequency > 2.0 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- 1 ps Maximum of RMS Clock Jitter
- Typically 10 ps of Data Dependent Jitter
- 380 ps Typical Propagation Delay
- 120 ps Typical Rise and Fall Times
- Single Power Supply;  $V_{CC} = 2.5 \pm 5\%$
- V<sub>REF AC</sub> Reference Output
- These are Pb-Free Devices




Figure 2. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23-1}$  (V<sub>INPP</sub> = 400 mV; Input Signal DDJ = 14 ps)



# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAM\*



QFN-16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.





Figure 1. Logic Diagram

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.



# **Table 1. TRUTH TABLE**

| IN | ĪN | EN | Q          | Q          |
|----|----|----|------------|------------|
| 0  | 1  | 1  | 0          | 1          |
| 1  | 0  | 1  | 1          | 0          |
| х  | х  | 0  | 0 (Note 1) | 1 (Note 1) |

1. On next transition of the input signal (IN).

Figure 3. NB6L14S Pinout, 16-pin QFN (Top View)

# **Table 2. PIN DESCRIPTION**

| Pin | Name               | I/O                  | Description  |
|-----|--------------------|----------------------|--|
| 1   | Q1                 | LVDS Output          | Non–inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 2   | Q1                 | LVDS Output          | Inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 3   | Q2                 | LVDS Output          | Non–inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 4   | Q2                 | LVDS Output          | Inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 5   | Q3                 | LVDS Output          | Non–inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 6   | Q3                 | LVDS Output          | Inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 7   | V <sub>CC</sub>    | -                    | Positive Supply Voltage.   |
| 8   | EN                 | LVTTL / LVCMOS Input | Synchronous Output Enable. When LOW, Q outputs will go LOW and Qb outputs will go HIGH on the next negative transition of IN input. The internal DFF register is clocked on the falling edge of IN input; see Figure 26. The EN pin has an internal pullup resistor and defaults HIGH when left open.                              |
| 9   | ĪN                 | LVPECL, CML, LVDS    | Inverted Differential Input  |
| 10  | V <sub>REFAC</sub> | LVPECL Output        | The V <sub>REFAC</sub> reference output can only be used to rebias capacitor–coupled differential or single–ended input signals. For the capacitor–coupled IN and/or INb inputs, V <sub>REFAC</sub> should be connected to the VT pin and bypassed to ground with a 0.01 μF capacitor.   |
| 11  | V <sub>T</sub>     | LVPECL Output        | Internal 100 $\Omega$ Center–tapped Termination Pin for IN and $\overline{\text{IN}}$  |
| 12  | IN                 | LVPECL, CML, LVDS    | Non-inverted Differential Input. (Note 2)  |
| 13  | GND                | -                    | Negative Supply Voltage.   |
| 14  | V <sub>CC</sub>    | -                    | Positive Supply Voltage.   |
| 15  | Q0                 | LVDS Output          | Non-inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 16  | Q0                 | LVDS Output          | Inverted IN output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| -   | EP                 | -                    | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board. |

<sup>2.</sup> In the differential configuration, when the input termination pin (VT) is connected to a termination voltage or left open, and if no signal is applied on IN/IN inputs, then the device will be susceptible to self–oscillation.

**Table 3. ATTRIBUTES** 

| Charac                        | Value                             |                      |
|-------------------------------|-----------------------------------|----------------------|
| Moisture Sensitivity (Note 3) |                                   | Level 1              |
| Flammability Rating           | Oxygen Index: 28 to 34            | UL 94 V-0 @ 0.125 in |
| ESD Protection                | Human Body Model<br>Machine Model | > 2 kV<br>> 200 V    |
| Transistor Count              | 745                               |                      |
| Meets or exceeds JEDEC Spe    |                                   |                      |

<sup>3.</sup> For additional information, see Application Note AND8003/D.

#### **Table 4. MAXIMUM RATINGS**

| Symbol              | Parameter   | Condition 1   | Condition 2              | Rating       | Unit         |
|---------------------|---|---|--------------------------|--------------|--------------|
| V <sub>CC</sub>     | Positive Power Supply   | GND = 0 V   |                          | 3.8          | V            |
| V <sub>IN</sub>     | Positive Input  | GND = 0 V   | $V_{IN} \le V_{CC}$      | 3.8          | V            |
| I <sub>IN</sub>     | Input Current Through R <sub>T</sub> (50 $\Omega$ Resistor)   | Static<br>Surge   |                          | 35<br>70     | mA<br>mA     |
| I <sub>OSC</sub>    | Output Short Circuit Current Line-to-Line (Q to $\overline{\mathbf{Q}}$ ) Line-to-End (Q or $\overline{\mathbf{Q}}$ to GND) | Q or $\overline{\mathbb{Q}}$<br>Q to $\overline{\mathbb{Q}}$ to GND | Continuous<br>Continuous | 12<br>24     | mA           |
| I <sub>REF_AC</sub> | V <sub>REF_AC</sub> Sink/Source Current   |   |                          | ± 0.5        | mA           |
| T <sub>A</sub>      | Operating Temperature Range   | QFN-16  |                          | -40 to +85   | °C           |
| T <sub>stg</sub>    | Storage Temperature Range   |   |                          | -65 to +150  | °C           |
| $\theta_{JA}$       | Thermal Resistance (Junction-to-Ambient) (Note 4)   | 0 lfpm<br>500 lfpm  | QFN-16<br>QFN-16         | 41.6<br>35.2 | °C/W<br>°C/W |
| $\theta_{\sf JC}$   | Thermal Resistance (Junction-to-Case)   | 1S2P (Note 4)   | QFN-16                   | 4.0          | °C/W         |
| T <sub>sol</sub>    | Wave Solder Pb-Free   |   |                          | 265          | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>4.</sup> JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS  $V_{CC}$  = 2.375 V to 2.625 V, GND = 0 V,  $T_A$  = -40°C to +85°C

| Symbol             | Characteristic   | Min                     | Тур                     | Max                     | Unit |
|--------------------|--|-------------------------|-------------------------|-------------------------|------|
| I <sub>CC</sub>    | Power Supply Current (Note 9)  |                         | 65                      | 100                     | mA   |
| DIFFERE            | NTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 17, 18, 22, and 24)                    | •                       | •                       |                         |      |
| V <sub>th</sub>    | Input Threshold Reference Voltage Range (Note 8)                                 | GND +100                |                         | V <sub>CC</sub> - 100   | mV   |
| V <sub>IH</sub>    | Single-ended Input HIGH Voltage  | V <sub>th</sub> + 100   |                         | V <sub>CC</sub>         | mV   |
| V <sub>IL</sub>    | Single-ended Input LOW Voltage   | GND                     |                         | V <sub>th</sub> – 100   | mV   |
| V <sub>REFAC</sub> | Reference Output Voltage (Note 11)   | V <sub>CC</sub> – 1.600 | V <sub>CC</sub> – 1.425 | V <sub>CC</sub> – 1.300 | V    |
| DIFFERE            | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 10, 12, NO TAG,                      | NO TAG, 23, and 2       | 5)                      |                         |      |
| $V_{IHD}$          | Differential Input HIGH Voltage  | 100                     |                         | V <sub>CC</sub>         | mV   |
| $V_{ILD}$          | Differential Input LOW Voltage   | GND                     |                         | V <sub>IHD</sub> – 100  | mV   |
| $V_{CMR}$          | Input Common Mode Range (Differential Configuration)                             | GND + 50                |                         | V <sub>CC</sub> – 50    | mV   |
| $V_{ID}$           | Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )                | 100                     |                         | V <sub>CC</sub>         | mV   |
| R <sub>TIN</sub>   | Internal Input Termination Resistor  | 40                      | 50                      | 60                      | Ω    |
| LVDS OU            | TPUTS (Note 5)   |                         |                         |                         |      |
| $V_{OD}$           | Differential Output Voltage  | 250                     |                         | 450                     | mV   |
| $\Delta V_{OD}$    | Change in Magnitude of V <sub>OD</sub> for Complementary Output States (Note 10) | 0                       | 1                       | 25                      | mV   |
| Vos                | Offset Voltage (Figure 21)   | 1125                    |                         | 1375                    | mV   |
| $\Delta V_{OS}$    | Change in Magnitude of V <sub>OS</sub> for Complementary Output States (Note 10) | 0                       | 1                       | 25                      | mV   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 6)   |                         | 1425                    | 1600                    | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 7)  | 900                     | 1075                    |                         | mV   |
| LVTTL/LV           | CMOS INPUT, EN   |                         |                         |                         |      |
| V <sub>IH</sub>    | Input HIGH Voltage   | 2.0                     |                         | V <sub>CC</sub>         | V    |
| V <sub>IL</sub>    | Input LOW Voltage  | GND                     |                         | 0.8                     | ٧    |
| I <sub>IH</sub>    | Input HIGH Current   | -150                    |                         | 150                     | μΑ   |
| I <sub>IL</sub>    | Input LOW Current  | -150                    |                         | 150                     | μА   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. LVDS outputs require 100  $\Omega$  receiver termination resistor between differential pair. See Figure 20.

- V<sub>OH</sub>max = V<sub>OS</sub>max + ½ V<sub>OD</sub>max.
   V<sub>OL</sub>max = V<sub>OS</sub>min ½ V<sub>OD</sub>max.
   V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
- 9. Input termination pins open at the DC level within  $V_{CMR}$  and output pins loaded with  $R_L$  = 100  $\Omega$  across differential.
- 10. Parameter guaranteed by design verification not tested in production.
- 11. V<sub>RFFAC</sub> used to rebias capacitor-coupled inputs only (see Figures 17 and 18).

Table 6. AC CHARACTERISTICS  $V_{CC} = 2.375 \text{ V}$  to 2.625 V, GND = 0 V; (Note 12)

|  |   |  | -                 | -40°C to +85°     | С                    |      |
|--|---|--|-------------------|-------------------|----------------------|------|
| Symbol                                 | Characteristic  |  | Min               | Тур               | Max                  | Unit |
| f <sub>inMax</sub>                     | Maximum Input Clock Frequency   |  | 2.0               |                   |                      | GHz  |
| V <sub>OUTPP</sub>                     | Output Voltage Amplitude (@ V <sub>INPPmin</sub> )<br>(Figure 4)                  | $f_{in} \le 1.0 \text{ GHz}$<br>$f_{in} = 1.5 \text{ GHz}$<br>$f_{in} = 2.0 \text{ GHz}$ | 220<br>200<br>170 | 350<br>300<br>270 |                      | mV   |
| f <sub>DATA</sub>                      | Maximum Operating Data Rate   |  | 2.5               |                   |                      | Gb/s |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Differential Input to Differential Output, IN to Q<br>Propagation Delay @ 100 MHz |  | 300               | 450               | 600                  | ps   |
| t <sub>s</sub><br>t <sub>h</sub>       | Setup Time<br>Hold Time   | EN to IN/ĪN  | 300<br>500        | 20<br>20          |                      |      |
| tskew                                  | Within Device Skew (Note 17)<br>Device-to-Device Skew (Note 16)                   |  |                   | 5<br>30           | 20<br>200            | ps   |
| t <sub>JITTER</sub>                    | RMS Random Clock Jitter (Note 14)<br>Deterministic Jitter (Note 15)               | $f_{in} = 2.0 \text{ GHz}$<br>$f_{DATA} \le 2.488 \text{ Gb/s}$                          |                   | 0.5<br>5.0        | 0.8<br>20            | ps   |
| V <sub>INPP</sub>                      | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 13)            |  | 100               |                   | V <sub>CC</sub> -GND | mV   |
| t <sub>r</sub><br>t <sub>f</sub>       | Output Rise/Fall Times @ 250 MHz (20% – 80%)                                      | Q, Q   | 70                | 150               | 225                  | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 13. Input voltage swing is a single-ended measurement operating in differential mode.
- 14. RMS jitter with 50% Duty Cycle clock signal at 750 MHz.
- 15. Deterministic jitter with input NRZ data at PRBS 2<sup>23</sup>–1 and K28.5.
- 16. Skew is measured between outputs under identical transition @ 250 MHz.
- 17. The worst case condition between  $Q0/\overline{Q0}$  and  $Q1/\overline{Q1}$  from either  $D0/\overline{D0}$  or  $D1/\overline{D1}$ , when both outputs have the same transition.




Figure 4. Output Voltage Amplitude ( $V_{OUTPP}$ ) versus Input Clock Frequency ( $f_{in}$ ) and Temperature (@  $V_{CC}$  = 2.5 V)

<sup>12.</sup> Measured by forcing  $V_{INPPmin}$  with 50% duty cycle clock source and  $V_{CC}$  – 1400 mV offset. All loading with an external  $R_L$  = 100  $\Omega$ . Input edge rates 150 ps (20%–80%). See Figure 20.




Figure 5. Typical Phase Noise Plot at  $f_{carrier} = 311.04 \text{ MHz}$ 




Figure 7. Typical Phase Noise Plot at  $f_{carrier} = 1 \text{ GHz}$ 

The above phase noise plots captured using Agilent E5052A show additive phase noise of the NB6L14S device at frequencies 311.04 MHz, 622.08 MHz, 1 GHz and 1.5 GHz respectively at an operating voltage of 2.5 V in room temperature. The RMS Phase Jitter contributed by the




Figure 6. Typical Phase Noise Plot at f<sub>carrier</sub> = 622.08 MHz




Figure 8. Typical Phase Noise Plot at  $f_{carrier} = 1.5 \text{ GHz}$ 

device (integrated between 12 kHz and 20 MHz; as shown in the shaded region of the plot) at each of the frequencies is 65 fs, 29 fs, 24 fs and 20 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.




Figure 9. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23-1}$  and OC48 mask ( $V_{INPP} = 100$  mV; Input Signal DDJ = 14 ps)




Figure 10. LVPECL Interface




Figure 12. LVDS Interface




Figure 11. LVPECL Y-Termination Interface





Figure 13. CML Interface







Figure 14. HSTL Interface

Figure 15. LVCMOS Interface






Figure 16. LVTTL Interface

Figure 17. Capacitor–Coupled Differential Interface (V<sub>T</sub> Connected to V<sub>REF\_AC</sub>)

\* $V_{REFAC}$  bypassed to ground with a 0.1  $\mu F$  capacitor.




Figure 18. Capacitor-Coupled Single-Ended Interface (V<sub>T</sub> Connected to V<sub>REFAC</sub>)

\*VREFAC bypassed to ground with a 0.1  $\mu\text{F}$  capacitor.




Figure 19. AC Reference Measurement




Figure 20. Typical LVDS Termination for Output Driver and Device Evaluation




Figure 21. LVDS Output




Figure 22. Differential Input Driven Single-Ended




Figure 24. V<sub>th</sub> Diagram




Figure 23. Differential Inputs Driven Differentially




Figure 25. V<sub>CMR</sub> Diagram




Figure 27. Tape and Reel Pin 1 Quadrant Orientation

# **ORDERING INFORMATION**

| Device       | Package                       | Shipping <sup>†</sup>  |
|--------------|-------------------------------|--|
| NB6L14SMNG   | QFN-16, 3 X 3 mm<br>(Pb-Free) | 123 Units / Rail   |
| NB6L14SMNTXG | QFN-16, 3 X 3 mm<br>(Pb-Free) | 3000 / Tape & Reel<br>(Pin 1 Orientation in Quadrant B, Figure 27) |
| NB6L14SMNTWG | QFN-16, 3 X 3 mm<br>(Pb-Free) | 3000 / Tape & Reel<br>(Pin 1 Orientation in Quadrant A, Figure 27) |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

回

TOP VIEW

┅┅

SIDE VIEW

DETAIL B

LEA

A1

PIN ONE

LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

□ 0.05 C

NOTE 4





Α

В

SEATING PLANE

C

Ē


**DATE 08 OCT 2021** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
  THE TERMINALS.




DETAIL B
ALTERNATE
CONSTRUCTIONS




DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

|     | MILLIME  |          |      |
|-----|----------|----------|------|
| DIM | MIN.     | N□M.     | MAX. |
| Α   | 0.80     | 0.90     | 1.00 |
| A1  | 0.00     | 0.03     | 0.05 |
| A3  |          | 0.20 REF |      |
| b   | 0.18     | 0.24     | 0.30 |
| D   | 3.00 B2C |          |      |
| DS  | 1.65     | 1.75     | 1.85 |
| Ε   | 3.00 BSC |          |      |
| E2  | 1.65     | 1.75     | 1.85 |
| e   | 0.50 BSC |          |      |
| k   | 0.18 TYP |          |      |
| L   | 0.30     | 0.40     | 0.50 |
| L1  | 0.00     | 0.08     | 0.15 |
|     |          |          |      |

#### MOUNTING FOOTPRINT





# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON04795D     | Electronic versions are uncontrolled except when accessed directly from the Document Reposito<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-----------------|--|-------------|--|
| DESCRIPTION:     | QFN16 3X3, 0.5P |  | PAGE 1 OF 1 |  |

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative