Dual Up Counters

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

Features


- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Internal and External Speeds
- Logic Edge-Clocked Design Incremented on Positive Transition of Clock or Negative Transition on Enable
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 2)	500	mW
T _A	Operating Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Maximum Ratings are those values beyond which damage to the device may occur.
- 2. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C



Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com




SOIC-16 WB **DW SUFFIX** CASE 751G

PIN ASSIGNMENT

C _A [V_{DD}
E _A [2	15	þ	R _B
Q0 _A	3	14	þ	Q3 _B
Q1 _A	4	13	þ	Q2 _B
Q2 _A	5	12	þ	Q1 _B
Q3 _A [6	11		$Q0_B$
R _A [7	10	þ	E_B
v _{ss} [8	9	þ	C_B


MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

BLOCK DIAGRAM



TRUTH TABLE

Clock	Enable	Reset	Action		
	1	0	Increment Counter		
0	~	0	Increment Counter		
~	Х	0	No Change		
Х		0	No Change		
_ر	0	0	No Change		
1	~	0	No Change		
Х	Х	1	Q0 thru Q3 = 0		

X = Don't Care

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14518BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14518BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
NLV14518BDWR2G*	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
MC14520BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14520BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

				– 55°C 25°C				125°C			
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 3)	Max	Min	Max	Unit
Output Voltage $V_{in} = V_{DD}$ or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
$\label{eq:VO} \begin{array}{l} \mbox{Input Voltage} \\ (V_O = 4.5 \mbox{ or } 0.5 \mbox{ Vdc}) \\ (V_O = 9.0 \mbox{ or } 1.0 \mbox{ Vdc}) \\ (V_O = 13.5 \mbox{ or } 1.5 \mbox{ Vdc}) \end{array}$	"0" Level	VIL	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	_ _ _	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	I _{OH}	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - - -	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	_ _ _	mAdc
Input Current		l _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Notes 4, 5) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)		Ι _Τ	5.0 10 15			I _T = (0.6 μΑ/kHz) f 1.2 μΑ/kHz) f 1.7 μΑ/kHz) f	+ I _{DD}			μAdc

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

4. The formulas given are for the typical characteristics only at 25°C.

5. To calculate total supply current at loads other than 50 pF:


 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.002.

SWITCHING CHARACTERISTICS (Note 6) (C_L = 50 pF, T_A = 25° C)

Characteristic	Symbol	V _{DD}	Min	Typ (Note 7)	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t _{TLH} , t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q/Enable to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15		280 115 80	560 230 160	ns
Reset to Q $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 117 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 95 \text{ ns}$	tPHL	5.0 10 15	- - -	330 130 90	650 230 170	ns
Clock Pulse Width	t _{w(H)} t _{w(L)}	5.0 10 15	200 100 70	100 50 35	- - -	ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	2.5 6.0 8.0	1.5 3.0 4.0	MHz
Clock or Enable Rise and Fall Time	t _{THL} , t _{TLH}	5.0 10 15	- - -	- - -	15 5 4	μs
Enable Pulse Width	t _{WH(E)}	5.0 10 15	440 200 140	220 100 70	- - -	ns
Reset Pulse Width	t _{WH(R)}	5.0 10 15	280 120 90	125 55 40	- - -	ns
Reset Removal Time	t _{rem}	5.0 10 15	- 5 15 20	- 45 - 15 - 5	- - -	ns

6. The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.








Figure 2. Switching Time Test Circuit and Waveforms




Figure 3. Timing Diagram




Figure 4. Decade Counter (MC14518B) Logic Diagram (1/2 of Device Shown)




Figure 5. Binary Counter (MC14520B) Logic Diagram (1/2 of Device Shown)

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

SOIC-16 WB CASE 751G ISSUE E SCALE 1:1 NOTES A DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 1. CONTROLLING DIMENSION: MILLIMETERS 2. 16 🗢 0.25@ B@ В DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. з. <u>A A A A</u> RRRR ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS. 4. MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE. 5. MILLIMETERS DIM MIN. MAX. H Н Α 2.35 2.65 h 8 45 0.25 A1 0.10 -16X B e DETAIL A в 0.35 0.49 0.2500 TAS BS END VIEW С 0.23 0.32 TOP VIEW D 10.15 10.45 7.40 7.60 Е 1.27 BSC e 16X н 10.05 10.55 -L h 0.53 REF SEATIN **A1** 0.50 0.90 L SIDE VIEW М 0* 7* DETAIL A 2X SCALE 0000|0000 GENERIC 11.00 **MARKING DIAGRAM*** 1 16X 1.62 .27 XXXXXXXXXXXX PITCH XXXXXXXXXXXX RECOMMENDED AWLYYWWG MOUNTING FOOTPRINT H H Η 1 H Н XXXXX = Specific Device Code = Assembly Location А = Wafer Lot WL YY = Year ww = Work Week G = Pb-Free Package *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may

DOCUMENT NUMBER:	98ASB42567B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16 WB		PAGE 1 OF 1				
onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.							

or may not be present. Some products may

not follow the Generic Marking.

DUSEM

DATE 08 OCT 2021

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative