











SCES642D - DECEMBER 2007 - REVISED FEBRUARY 2016

TXS0108E

# TXS0108E 8-Bit Bi-directional, Level-Shifting, Voltage Translator for Open-Drain and Push-Pull Applications

#### **Features**

- No Direction-Control Signal Needed
- Maximum Data Rates
  - 110 Mbps (Push Pull)
    - 1.2 Mbps (Open Drain)
- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port  $(V_{CCA} \le V_{CCB})$
- No Power-Supply Sequencing Required Either  $V_{\text{CCA}}$  or  $V_{\text{CCB}}$  Can Be Ramped First
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 (A Port)
  - 2000 V Human Body Model (A114-B)
  - 150 V Machine Model (A115-A)
  - 1000 V Charged-Device Model (C101)
- IEC 61000-4-2 ESD (B Port)
  - ±8 kV Contact Discharge
  - ±6 kV Air-Gap Discharge

# **Applications**

- Handsets
- **Smartphones**
- **Tablets**
- Desktop PCs

### 3 Description

This 8-bit non-inverting translator uses two separate configurable power-supply rails. The A port tracks the  $V_{\text{CCA}}$  pin supply voltage. The  $V_{\text{CCA}}$  pin accepts any supply voltage between 1.2 V and 3.6 V. The B port tracks the V<sub>CCB</sub> pin supply voltage. The V<sub>CCB</sub> pin accepts any supply voltage between 1.65 V and 5.5 V. Two input supply pins allows for low Voltage bidirectional translation between any of the 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance (Hi-Z) state.


To ensure the Hi-Z state during power-up or powerdown periods, tie OE to GND through a pull-down resistor. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (20)	6.50 mm × 6.40 mm
TXS0108E	VQFN (20)	4.50 mm × 3.50 mm
	UFBGA (20)	3.00 mm × 2.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application





# **Table of Contents**

15 16 17 17 17 19 20 20 20
17 17 17 17 19 20 20
17 17 17 19 20 20
17 17 19 20 20
17 19 20 20
19 20 20
20 20
20
20
20
22
22
22
22
23
23
23
23
23
23

Made changes to FSD Ratings			
•	Made changes to ESD Ratings		


### Changes from Revision B (November 2013) to Revision C


**Page** 


Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device 



# **Pin Configuration and Functions**







### **Pin Assignments**

	1	2	3	4	5
D	V <sub>CCB</sub>	B2	B4	B6	B8
С	B1	B3	B5	В7	GND
В	A1	A3	A5	A7	OE
Α	V <sub>CCA</sub>	A2	A4	A6	A8

#### **Pin Functions**

	PIN NO.		TVDE	DESCRIPTION				
NAME	PW, RGY	ZXY	TYPE	DESCRIPTION				
A1	1	B1	I/O	Input/output 1. Referenced to V <sub>CCA</sub>				
A2	3	A2	I/O	Input/output 2. Referenced to V <sub>CCA</sub>				
A3	4	B2	I/O	Input/output 3. Referenced to V <sub>CCA</sub>				
A4	5	A3	I/O	Input/output 4. Referenced to V <sub>CCA</sub>				
A5	6	В3	I/O	Input/output 5. Referenced to V <sub>CCA</sub>				
A6	7	A4	I/O	Input/output 6. Referenced to V <sub>CCA</sub>				
A7	8	B4	I/O	Input/output 7. Referenced to V <sub>CCA</sub>				
A8	9	A5	I/O	Input/output 8. Referenced to V <sub>CCA</sub>				
B1	20	C 1	I/O	Input/output 1. Referenced to V <sub>CCB</sub>				
B2	18	D2	I/O	Input/output 2. Referenced to V <sub>CCB</sub>				
В3	17	C2	I/O	Input/output 3. Referenced to V <sub>CCB</sub>				
B4	16	D3	I/O	Input/output 4. Referenced to V <sub>CCB</sub>				



### Pin Functions (continued)

	PIN NO.		TVDE	DESCRIPTION			
NAME	PW, RGY	ZXY	TYPE	DESCRIPTION			
B5	15	C3	I/O	Input/output 5. Referenced to V <sub>CCB</sub>			
B6	14	D4	I/O	Input/output 6. Referenced to V <sub>CCB</sub>			
B7	13	C4	I/O	Input/output 7. Referenced to V <sub>CCB</sub>			
B8	12	D5	I/O	Input/output 8. Referenced to V <sub>CCB</sub>			
GND	11	C5	S	Ground			
OE	10	B5	ı	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$ .			
$V_{CCA}$	2	A1	S	A-port supply voltage. 1.2 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V, V <sub>CCA</sub> $\leq$ V <sub>CCB</sub> .			
$V_{CCB}$	19	D1	S	B-port supply voltage. 1.65 V ≤ V <sub>CCB</sub> ≤ 5.5 V.			
Thermal Pa	d		_	For the RGY package, the exposed center thermal pad must be connected to ground			

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Cumply voltage		-0.5	4.6	V
V <sub>CCB</sub>	Supply voltage		-0.5	5.5	V
.,	Input voltage <sup>(2)</sup>	A port	-0.5	4.6	V
VI	input voltage 🗸	B port	-0.5	6.5	V
Vo	Voltage range applied to any output	A port	-0.5	4.6	V
	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
.,	Voltage range applied to any output in the high or low state (2) (3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state -7 (4)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current		-50	50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		-100	100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	
V <sub>(ESD)</sub>		Machine model (MM)	±150	V
		IEC 61000-4-2 ESD (B Port) Contact Discharge	±8000	
		IEC 61000-4-2 ESD (B Port) Air-Gap Discharge	±6000	

<sup>(1)</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative Voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)(2)

			V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage <sup>(3)</sup>				1.2	3.6	V
$V_{CCB}$	Supply Vollage (**)				1.65	5.5	V
		A-Port I/Os	1.2 to 1.95		V <sub>CCI</sub> - 0.2	$V_{CCI}$	
V	High-level input	A-POIL I/OS	1.95 to 3.6		$V_{CCI} - 0.4$	$V_{CCI}$	V
V <sub>IH</sub>	voltage	B-Port I/Os	1.2 to 3.6		V <sub>CCI</sub> - 0.4	$V_{CCI}$	V
		OE			$V_{CCA} \times 0.65$	5.5	
		A Dort I/Os	1.2 to 3.6		0	0.15	
\	Low-level input	A-POIL I/OS		1.65 to 5.5	0	0.15	V
$V_{IL}$	voltage	B-Port I/Os			0	0.15	V
		OE			0	V <sub>CCA</sub> × 0.35	
		A-Port I/Os Push-pull					
Δt/Δν	Input transition rise or fall rate	B-Port I/Os Push-pull	1.2 to 3.6			10	ns/V
	iaii rato	Control input					
T <sub>A</sub>	Operating free-air temp	perature			-40	125	°C

### 6.4 Thermal Information

			TXS0108E		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RGY	ZXY	UNIT
		20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.5	34.7	101.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.9	39.5	35.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	52.4	12.7	52.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.3	0.9	2.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	51.9	12.7	51.9	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	7.5	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

 $<sup>\</sup>begin{array}{lll} \hbox{(1)} & V_{CCI} \ \hbox{is the} \ V_{CC} \ \hbox{associated with the data input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the} \ V_{CC} \ \hbox{associated with the output port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to} \ V_{CCB}, \ \hbox{and} \ V_{CCA} \ \hbox{must not exceed 3.6 V.} \\ \end{array}$ 



# 6.5 Electrical Characteristics (1)(2)(3)

over recommended operating free-air temperature range (unless otherwise noted)

DADA	METED	TEST	V 00	V 00		$T_A = 25^{\circ}C$		$T_A = -40$ °C to	85°C	UNIT
PARAMETER		CONDITIONS	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	MIN	TYP	MAX	MIN	MAX	UNIT
V <sub>OHA</sub>		$I_{OH} = -20 \mu A,$ $V_{IB} \ge V_{CCB} - 0.4 V$	1.2	1.65 to 5.5		V <sub>CCA</sub> × 0.67				٧
		$I_{OL} = 135 \ \mu A, \ V_{IB} \le 0.15 \ V$	1.2				0.25			
		$I_{OL} = 180 \ \mu A, \ V_{IB} \le 0.15 \ V$	1.4						0.4	
OLA		$I_{OL} = 220 \ \mu A, \ V_{IB} \le 0.15 \ V$	1.65	1.65 to 5.5					0.4	V
		$I_{OL} = 300 \ \mu A, \ V_{IB} \le 0.15 \ V$	2.3						0.4	
		$I_{OL} = 400 \ \mu A, \ V_{IB} \le 0.15 \ V$	3						0.55	
/ <sub>ОНВ</sub>		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.2	1.65 to 5.5		V <sub>CCB</sub> × 0.67				V
		$I_{OL} = 220 \mu A, V_{IA} \le 0.15 \text{ V}$		1.65					0.4	
,		I <sub>OL</sub> = 300 μA, V <sub>IA</sub> ≤ 0.15 V	1.2 to 3.6	2.3					0.4	١,,
OLB		I <sub>OL</sub> = 400 μA, V <sub>IA</sub> ≤ 0.15 V	1.2 10 3.6	3					0.55	V
		$I_{OL} = 620 \mu A, V_{IA} \le 0.15 \text{ V}$		4.5					0.55	
	OE	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.2	1.65 to 5.5	-1		1		2	μΑ
ΟZ	A or B port		1.2	1.65 to 5.5	-1		1	-2	2	μΑ
			1.2	1.65 to 5.5		1.5		-2	2	
		\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	1.5 to 3.6	2.3 to 5.5					2	пΑ
CCA		$V_I = V_O = Open, I_O = 0$	3.6	0					2	
			0	5.5					-1	
			1.2	1.65 to 5.5		1.5				
		\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	1.5 to 3.6	2.3 to 5.5					6	
CCB		$V_I = V_O = Open, I_O = 0$	3.6	0					-1	μA
			0	5.5					1.2	
		$V_I = V_{CCI}$ or GND,	1.2	2.3 to 5.5		3				μΑ
cca + Icc	В	$I_{O} = 0$	1.5 to 3.6	2.3 10 5.5					8	
CCZA		$V_I = V_O = Open,$ $I_O = 0$ , OE = GND	1.2	1.65 to 5.5		0.05				μΑ
CCZB		$V_I = V_O = Open,$ $I_O = 0$ , OE = GND	1.2	1.65 to 5.5		4				μΑ
Ç <sub>i</sub>	OE		3.3	3.3	·	4.5			5.5	pF
,	A port		2.2	2.2	·	6			7	,r_
Cio	B port		3.3	3.3		5.5			6	pF

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \ \hbox{is the $V_{CC}$ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \ \hbox{is the $V_{CC}$ associated with the input port.} \\ \hbox{(3)} & V_{CCA} \ \hbox{must be less than or equal to $V_{CCB}$, and $V_{CCA}$ must not exceed 3.6 V.} \\ \end{array}$ 



# 6.6 Timing Requirements: V<sub>CCA</sub> = 1.2 V

 $T_A = 25$ °C,  $V_{CCA} = 1.2 \text{ V}$ 

				V <sub>CCB</sub> (V)				
				1.8 (TYP)	2.5 (TYP)	3.3 (TYP)	5 (TYP)	UNIT
	Data sata	Push-pull		20	20	20	20	Mbps
	Data rate	Open-drain	2	2	2	2		
	Dulas dunation	Push-pull	Data innuta	50	50	50	50	
t <sub>w</sub>	Pulse duration	Open-drain	Data inputs	500	500	500	500	ns

# 6.7 Timing Requirements: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (unless otherwise noted)

				V <sub>CC B</sub> = ± 0.1		V <sub>CC B</sub> = 2.5 V ± 0.2 V		V <sub>CC B</sub> = 3.3 V ± 0.3 V		V <sub>CC B</sub> = 5 V ± 0.5 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate	Push-pull			40		60		60		50	Mhac
		Open-drain			2		2		2		2	Mbps
t <sub>w</sub>	Dula a dunation	Push-pull	Data innuta	25		16.7		16.7		20		
	Pulse duration	Open-drain	Data inputs	500		500		500		500		ns



# 6.8 Timing Requirements: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted)

					1.8 V 5 V	V <sub>CC B</sub> = 2 ± 0.2		V <sub>CC B</sub> = ± 0.3		V <sub>CC B</sub> ± 0.	= 5 V 5 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate	Push-pull			40		60		60		60	Mbps
	Open-drain				2		2		2		2	MDPS
	Dulas duration	Push-pull	Data inputs	25		16.7		16.7		16.7		2
t <sub>w</sub>	Pulse duration	Open-drain		500		500		500		500		ns

# 6.9 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

		-		V <sub>CCB</sub> = 2.5 ± 0.2 V	5 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V	V <sub>CC</sub> ± 0	= 5 V .5 V	UNIT
				MIN	MAX	MIN N	AX MIN	MAX	
	Data rata	Push-pull			60		60	60	Mhna
	Data fate	Data rate Open-drain			2		2	2	Mbps
	Pulse duration	Push-pull	Data innuta	16.7		16.7	16.7		20
ı <sub>w</sub>	, Pulse duration (	Open-drain	Data inputs	500		500	500		ns

# 6.10 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

				V <sub>CCB</sub> = 3 ± 0.3	3.3 V V	V <sub>CC</sub> = 5 ± 0.5	5 V V	UNIT
				MIN	MAX	MIN	MAX	
	Data rata	Push-pull		60		60	Mhna	
	Data rate	Open-drain			2		2	Mbps
	Pulse duration	Push-pull	Data inputs	16.7		16.7		no
ı <sub>w</sub>	Open-drain		Data inputs	500		500		ns



# 6.11 Switching Characteristics: V<sub>CCA</sub> = 1.2 V

over recommended operating free-air temperature range,  $V_{CCA} = 1.2 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITION	V <sub>CCB</sub> = 1.8 V ± 0.15 V	V <sub>CCB</sub> = 2.5 V ± 0.2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V	V <sub>CCB</sub> = 5 V ± 0.5 V	UNIT	
	(INPUT)	(OUTPUT)	(DRIVING)	TYP	TYP	TYP	TYP		
			Push-pull	6.5	5.9	5.7	5.5		
t <sub>PHL</sub>	۸	В	Open-drain	11.9	11.1	11.0	11.1		
	Α	Б	Push-pull	7.1	6.3	6.2	6.6	ns	
t <sub>PLH</sub>			Open-drain	293	236	197	152		
			Push-pull	6.4	6	5.8	5.6		
t <sub>PHL</sub>	В	А	Open-drain	8.5	6.8	6.2	5.9		
	Б	A	Push-pull	5.6	4.1	3.6	3.2	ns	
t <sub>PLH</sub>			Open-drain	312	248	192	132		
t <sub>en</sub>	OE	A or B	Duch aul	200	200	200	200	ns	
t <sub>dis</sub>	OE	A or B	Push-pull	16.8	13.9	13.2	13.5	ns	
•	Λ nor	t rise time	Push-pull	7.9	6.7	6.5	6.4	20	
$t_{rA}$	А-рог	t fise tillle	Open-drain	296	238	185	127	ns	
•	D nor	t rise time	Push-pull	6.3	3.3	1.8	1.5	200	
t <sub>rB</sub>	<b>Б-</b> роі	t fise tillle	Open-drain	236	164	115	60	ns	
	A no.	rt fall time	Push-pull	5.8	4.8	4.3	3.8		
$t_fA$	А-роі	t iaii tiiiie	Open-drain	5.9	4.7	4.1	3.5	no	
	D 50	t fall time	Push-pull	4.6	2.8	2.2	1.9	ns	
$t_fB$	<b>D-</b> poi	rt fall time	Open-drain	4.5	2.7	2.2	1.9		
t <sub>SK(O)</sub>		l-to-channel skew	Push-pull	1	1	1	1	ns	
May data rata	^	. or D	Push-pull	20	20	20	20	Mhna	
Max data rate	F	or B	Open-drain	2	2	2	2	Mbps	



# 6.12 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITION	V <sub>CCB</sub> = 1 ± 0.15	1.8 V 5 V	V <sub>CCB</sub> = ± 0.2	2.5 V 2 V	V <sub>CCB</sub> = 0.3	3.3 V V	V <sub>CCB</sub> = ± 0.5	= 5 V 5 V	UNIT	
	(INPUT)	(OUTPUT)	(DRIVING)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
4			Push-pull		11		9.2		8.6		8.6		
t <sub>PHL</sub>	۸	В	Open-drain	4	14.4	3.6	12.8	3.5	12.2	3.5	12		
4	Α	В	Push-pull		12		10		9.8		9.7	ns	
t <sub>PLH</sub>			Open-drain	182	720	143	554	114	473	81	384		
4			Push-pull		12.7		11.1		11		12		
t <sub>PHL</sub>	В	А	Open-drain	3.4	13.2	3.1	9.6	2.8	8.5	2.5	7.5	ns	
	ь	A	Push-pull		9.5		6.2		5.1		1.6	115	
t <sub>PLH</sub>			Open-drain	186	745	147	603	118	519	84	407		
t <sub>en</sub>	OE	A or B	Duch null		200		200		200		200	ns	
t <sub>dis</sub>	OE	A or B	Push-pull		28.1		22		20.1		19.6	ns	
	A nort	riaa tima	Push-pull	3.5	13.1	3	9.8	3.1	9	3.2	8.3	5	
t <sub>rA</sub>	А-роп	rise time	Open-drain	147	982	115	716	92	592	66	481	ns	
	Doort	riaa tima	Push-pull	2.9	11.4	1.9	7.4	0.9	4.7	0.7	2.6	5	
$t_rB$	Б-роп	rise time	Open-drain	135	1020	91	756	58	653	20	370	ns	
	A nor	t fall time	Push-pull	2.3	9.9	1.7	7.7	1.6	6.8	1.7	6		
t <sub>fA</sub>	д-роп	ı ialı tillie	Open-drain	2.4	10	2.1	7.9	1.7	7	1.5	6.2	ns	
	P nor	t fall time	Push-pull	2	8.7	1.3	5.5	0.9	3.8	0.8	3.1	115	
t <sub>fB</sub>	D-hou	i iaii liiiie	Open-drain	1.2	11.5	1.3	8.6	1	9.6	0.5	7.7		
t <sub>SK(O)</sub>		-to-channel kew	Push-pull		1	1	1		1.1		1	ns	
May data rata	^	or D	Push-pull	40		60		60		50		Mhns	
Max data rate	А	or B	Open-drain	2		2		2		2		Mbps	



# 6.13 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted)

PARA- METER	FROM	TO (OUTPUT	TEST CONDITION	V <sub>CCB</sub> = 1 ± 0.15	.8 V V	V <sub>CCB</sub> = 2 ± 0.2		V <sub>CCB</sub> = 3. ± 0.3 \	3 V /	V <sub>CCB</sub> = 5 ± 0.5	5 V /	UNIT
WEIER	(INPUT)	`)	(DRIVING)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull		8.2		6.4		5.7		5.6	1
t <sub>PHL</sub>		В	Open-drain	3.6	11.4	3.2	9.9	3.1	9.3	3.1	8.9	
	Α	В	Push-pull		9		2.1		6.5		6.3	ns
t <sub>PLH</sub>			Open-drain	194	729	155	584	126	466	90	346	i
			Push-pull		9.8		8		7.4		7	L
t <sub>PHL</sub>	В	Α	Open-drain	3.4	12.1	2.8	8.5	2.5	7.3	2.1	6.2	
	ь	A	Push-pull		10.2		7		5.8		5	ns
t <sub>PLH</sub>			Open-drain	197	733	159	578	129	459	93	323	i I
t <sub>en</sub>	OE	A or B	Push-pull		200		200		200		200	ns
t <sub>dis</sub>	OE	A or B	Pusn-puli		25.1		18.8		16.5		15.3	ns
	A port	ise time	Push-pull	3.1	11.9	2.6	8.6	2.7	7.8	2.8	7.2	ns
t <sub>rA</sub>	A-port i	ise unie	Open-drain	155	996	124	691	100	508	72	350	115
	P port	ise time	Push-pull	2.8	10.5	1.8	7.2	1.2	5.2	0.7	2.7	200
t <sub>rB</sub>	Б-роп і	ise unie	Open-drain	132	1001	106	677	73	546	32	323	ns
	A nort	fall time	Push-pull	2.1	8.8	1.6	6.6	1.4	5.7	1.4	4.9	
t <sub>fA</sub>	A-port	iali lille	Open-drain	2.2	9	1.7	6.7	1.4	5.8	1.2	5.2	ns
	Doort	fall times	Push-pull	2	8.3	1.3	5.4	0.9	3.9	0.7	3	115
t <sub>fB</sub>	Б-роп	fall time	Open-drain	0.8	10.5	0.7	10.7	1	9.6	0.6	7.8	i I
t <sub>SK(O)</sub>		o-channel ew	Push-pull		1		1		1		1	ns
Max data	Λ.	or D	Push-pull	40		60		60		60		Mhns
rate	A	or B	Open-drain	2		2		2		2		Mbps



# 6.14 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

PARA-	FROM	TO	TEST CONDITION	V <sub>CCB</sub> = 2. ± 0.2 \		V <sub>CCB</sub> = 3. ± 0.3 \	3 V /	V <sub>CCB</sub> = 5 ± 0.5 \	5 V /	UNIT
METER	(INPUT)	(OUTPUT)	(DRIVING)	MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull		5		4		3.7	
t <sub>PHL</sub>	^	В	Open-drain	2.4	6.9	2.3	6.3	2.2	5.8	20
4	Α	Б	Push-pull		5.2		4.3		3.9	ns
t <sub>PLH</sub>			Open-drain	149	592	125	488	93	368	
+			Push-pull		5.4		4.7		4.2	
t <sub>PHL</sub>	В	Α	Open-drain	2.5	7.3	2.2	6	1.8	4.9	ns
	В	A	Push-pull		5.9		4.4		3.5	115
t <sub>PLH</sub>			Open-drain	150	595	126	481	94	345	
t <sub>en</sub>	OE	A or B	Push-pull		200		200		200	ns
t <sub>dis</sub>	OE	A or B	r usii-puii		15.7		12.9		11.2	ns
<b>+</b> .	Δ-nort r	ise time	Push-pull	2	7.3	2.1	6.4	2.2	5.8	ns
t <sub>rA</sub>	A-port i	ise time	Open-drain	110	692	93	529	68	369	115
t _	R-port r	ise time	Push-pull	1.8	6.5	1.3	5.1	0.7	3.4	ns
t <sub>rB</sub>	Б-роп 1	ise time	Open-drain	107	693	79	483	41	304	115
t	A-nort	fall time	Push-pull	1.5	5.7	1.2	4.7	1.3	3.8	
t <sub>fA</sub>	A-port	iaii tiirie	Open-drain	1.5	5.6	1.2	4.7	1.1	4	ns
<b>+</b>	B port	fall time	Push-pull	1.4	5.4	0.9	4.1	0.7	3	113
t <sub>fB</sub>	ь-роп	iaii tiirie	Open-drain	0.4	14.2	0.5	19.4	0.4	3	
t <sub>SK(O)</sub>		to-channel ew	Push-pull		1		1.2		1	ns
Max data	Λ.	or B	Push-pull	60		60		60		Mbps
rate	A	ם וע	Open-drain	2		2		2		ivibps



# 6.15 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)

PARAMETE	FROM	TO	TEST CONDITION	V <sub>CCB</sub> = 3.3 ± 0.3 V	V	V <sub>CCB</sub> = 5 ' ± 0.5 V	<b>v</b>	UNIT
R	(INPUT)	(OUTPUT)	(DRIVING)	MIN	MAX	MIN	MAX	
			Push-pull		3.8		3.1	
t <sub>PHL</sub>	۸	Б	Open-drain	2	5.3	1.9	4.8	
	Α	В	Push-pull		3.9		3.5	ns
t <sub>PLH</sub>			Open-drain	111	439	87	352	
			Push-pull		4.2		3.8	
t <sub>PHL</sub>	В	^	Open-drain	2.1	5.5	1.7	4.5	20
	В	Α	Push-pull		3.8		4.3	ns
t <sub>PLH</sub>			Open-drain	112	449	86	339	
t <sub>en</sub>	OE	A or B	Describe and the		200		200	ns
t <sub>dis</sub>	OE	A or B	Push-pull		11.9		9.8	ns
	A	i #i	Push-pull	1.8	5.7	1.9	5	
t <sub>rA</sub>	А-роп г	ise time	Open-drain	75	446	57	337	ns
	D ========	i	Push-pull	1.5	5	1	3.6	
$t_{rB}$	в-роп г	ise time	Open-drain	72	427	40	290	ns
	A	(all 4) as a	Push-pull	1.2	4.5	1.1	3.5	
t <sub>fA</sub>	A-port	fall time	Open-drain	1.1	4.4	1	3.7	
	D	(-II ()	Push-pull	1.1	4.2	0.8	3.1	ns
$t_fB$	B-port fall time		Open-drain	1	4.2	0.8	3.1	
t <sub>SK(O)</sub>	Channel-to-c	hannel skew	Push-pull		1		1	ns
Max data	٨ -	D	Push-pull	60		60		Mana
rate	Ac	or B	Open-drain	2		2		Mbps


# 6.16 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

						V <sub>CCA</sub>						
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V			
	PARAMETER	TEST CONDITIONS	V <sub>CCB</sub>									
			5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V			
			TYP	TYP	TYP	TYP	TYP	TYP	TYP			
C	A-port input, B-port output		5.9	5.7	5.9	5.9	6.7	6.9	8			
C <sub>pdA</sub>	B-port input, A-port output	$C_L = 0$ , $f = 10 \text{ MHz}$ , $t_r = t_f = 1 \text{ ns}$ ,	10.2	10.3	9.9	9.7	9.7	9.4	9.8	~F		
(	A-port input, B-port output	OE = V <sub>CCA</sub> (outputs enabled)	29.9	22.2	21.5	20.8	21	23.4	23	pF		
C <sub>pdB</sub>	B-port input, A-port output		22.9	16.7	16.7	16.8	17.8	20.8	20.9			
(	A-port input, B-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.01			
C <sub>pdA</sub>	B-port input, A-port output	$C_L = 0$ , $f = 10$ MHz, $t_r = t_f = 1$ ns, OE = GND (outputs disabled)	0.06	0.01	0.01	0.01	0.01	0.01	0.01	n.E		
•	A-port input, B-port output		0.06	0.01	0.01	0.01	0.01	0.03	0.02	pF		
C <sub>pdB</sub>	B-port input, A-port output		0.06	0.01	0.01	0.01	0.01	0.03	0.02			



# 6.17 Typical Characteristics






#### 7 Parameter Measurement Information

#### 7.1 Load Circuits

Figure 4 shows the push-pull driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time. Figure 5 shows the open-drain driver circuit used for measuring data rate, pulse duration, propagation delay, output rise-time and fall-time.







Figure 4. Data Rate, Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement Using a Push-Pull Driver

Figure 5. Data Rate (10 pF), Pulse Duration (10 pF), Propagation Delay, Output Rise-Time and Fall-Time Measurement Using an Open-Drain Driver




TEST	S1
$t_{PZL} / t_{PLZ}$ $(t_{dis})$	2 × V <sub>CCO</sub>
t <sub>PHZ</sub> / t <sub>PZH</sub> (t <sub>en</sub> )	Open

Figure 6. Load Circuit for Enable-Time and Disable-Time Measurement

- 1.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 2.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 3.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 4.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.



# 7.2 Voltage Waveforms






Figure 7. Pulse Duration (Push-Pull)

**Figure 8. Propagation Delay Times** 

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated




### 8 Detailed Description

#### 8.1 Overview

The TXS0108E device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A-port accepts I/O voltages ranging from 1.2 V to 3.6 V. The B-port accepts I/O voltages from 1.65 V to 5.5 V. The device uses pass gate architecture with edge rate accelerators (one shots) to improve the overall data rate. The pull-up resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

### 8.2 Functional Block Diagram



Each A-port I/O has a pull-up resistor ( $R_{PUA}$ ) to  $V_{CCA}$  and each B-port I/O has a pull-up resistor ( $R_{PUB}$ ) to  $V_{CCB}$ .  $R_{PUA}$  and  $R_{PUB}$  have a value of 40 k $\Omega$  when the output is driving low.  $R_{PUA}$  and  $R_{PUB}$  have a value of 4 k $\Omega$  when the output is driving high.  $R_{PUA}$  and  $R_{PUB}$  are disabled when OE = Low.

### 8.3 Feature Description

### 8.3.1 Architecture

Figure 9 describes semi-buffered architecture design this application requires for both push-pull and open-drain mode. This application uses edge-rate accelerator circuitry (for both the high-to-low and low-to-high edges), a high-on-resistance N-channel pass-gate transistor (on the order of 300  $\Omega$  to 500  $\Omega$ ) and pull-up resistors (to provide DC-bias and drive capabilities) to meet these requirements. This design needs no direction-control signal (to control the direction of data flow from A to B or from B to A). The resulting implementation supports both low-speed open-drain operation as well as high-speed push-pull operation.



#### **Feature Description (continued)**




Figure 9. Architecture of a TXS0108E Cell

When transmitting data from A-ports to B-ports, during a rising edge the one-shot circuit (OS3) turns on the PMOS transistor (P2) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from A to B, the one-shot circuit (OS4) turns on the N-channel MOSFET transistor (N2) for a short-duration which speeds up the high-to-low transition. The B-port edge-rate accelerator consists of one-shot circuits OS3 and OS4. Transistors P2 and N2 and serves to rapidly force the B port high or low when a corresponding transition is detected on the A port.

When transmitting data from B- to A-ports, during a rising edge the one-shot circuit (OS1) turns on the PMOS transistor (P1) for a short-duration which reduces the low-to-high transition time. Similarly, during a falling edge, when transmitting data from B to A, the one-shot circuit (OS2) turns on NMOS transistor (N1) for a short-duration and this speeds up the high-to-low transition. The A-port edge-rate accelerator consists of one-shots OS1 and OS2, transistors P1 and N1 components and form the edge-rate accelerator and serves to rapidly force the A port high or low when a corresponding transition is detected on the B port.

#### 8.3.2 Input Driver Requirements

The continuous DC-current *sinking* capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TXS0108E I/O pins. Because the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest DC-current *sourcing* capability of hundreds of micro-amperes, as determined by the internal pull-up resistors.

The fall time ( $t_{fA}$ ,  $t_{fB}$ ) of a signal depends on the edge-rate and output impedance of the external device driving TXS0108E data I/Os, as well as the capacitive loading on the data lines.

Similarly, the  $t_{PHL}$  and maximum data rates also depend on the output impedance of the external driver. The values for  $t_{fA}$ ,  $t_{fB}$ ,  $t_{PHL}$ , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50  $\Omega$ .



### **Feature Description (continued)**

#### 8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The one-shot circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The one-shot duration has been set to best optimize trade-offs between dynamic  $I_{CC}$ , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance of the TXS0108E output. Therefore, TI recommends that this lumped-load capacitance is considered in order to avoid one-shot retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

### 8.3.4 Enable and Disable

The TXS0108E has an OE pin input that is used to disable the device by setting the OE pin low, which places all I/Os in the Hi-Z state. The disable time ( $t_{dis}$ ) indicates the delay between the time when the OE pin goes low and when the outputs actually get disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the design must allow for the one-shot circuitry to become operational after the OE pin goes high.

### 8.3.5 Pull-up or Pull-down Resistors on I/O Lines

The TXS0108E has the smart pull-up resistors dynamically change value based on whether a low or a high is being passed through the I/O line. Each A-port I/O has a pull-up resistor ( $R_{PUA}$ ) to  $V_{CCA}$  and each B-port I/O has a pull-up resistor ( $R_{PUB}$ ) to  $V_{CCB}$ .  $R_{PUA}$  and  $R_{PUB}$  have a value of 40 k $\Omega$  when the output is driving low.  $R_{PUA}$  and  $R_{PUB}$  have a value of 4 k $\Omega$  when the output is driving high.  $R_{PUA}$  and  $R_{PUB}$  are disabled when OE = Low. This feature provides lower static power consumption (when the I/Os are passing a low), and supports lower  $V_{OL}$  values for the same size pass-gate transistor, and helps improve simultaneous switching performance.

#### 8.4 Device Functional Modes

The TXS0108E device has two functional modes, enabled and disabled. To disable the device set the OE pin input low, which places all I/Os in a high impedance state. Setting the OE pin input high enables the device.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TXS0108E can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The device is ideal for use in applications where an open-drain driver is connected to the data I/Os. The device is appropriate for applications where a push-pull driver is connected to the data I/Os, but the TXB0104 device, (SCES650) 4-Bit Bidirectional Voltage-Level Translator might be a better option for such push-pull applications. The device is a semi-buffered auto-direction-sensing voltage translator design is optimized for translation applications (for example, MMC Card Interfaces) that require the system to start out in a low-speed open-drain mode and then switch to a higher speed push-pull mode.

#### 9.2 Typical Application




Figure 10. Typical Application Circuit

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. Ensure that  $V_{CCA} \le V_{CCB}$ .

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.4 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the TXS0108E device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>IL</sub> of the input port.



- Output voltage range
  - Use the supply voltage of the device that the TXS0108E device is driving to determine the output voltage range.
  - The TXS0108E device has smart internal pull-up resistors. External pull-up resistors can be added to reduce the total RC of a signal trace if necessary.
- An external pull-down resistor decreases the output VOH and VOL. Use Equation 1 to calculate the VOH as a
  result of an external pull-down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4 k\Omega)$$
 (1)

### 9.2.3 Application Curves




Figure 11. Level-Translation of a 2.5-MHz Signal



# 10 Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pull-down resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pull-down resistor to ground is determined by the current-sourcing capability of the driver.


### 11 Layout

### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies. Place the capacitors as close as possible to the VCCA, VCCB pin and GND pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
  the one shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the
  source driver.

### 11.2 Layout Example



Keep OE low until  $V_{\text{CCA}}$  and  $V_{\text{CCB}}$  are powered up

Figure 12. Layout Example



# 12 Device and Documentation Support

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





22-Feb-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type			_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TXS0108EPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF08E	Samples
TXS0108EPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YF08E	Samples
TXS0108ERGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YF08E	Samples
TXS0108EZXYR	ACTIVE	BGA MICROSTAR JUNIOR	ZXY	20	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YF08E	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

22-Feb-2016

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TXS0108E:

Automotive: TXS0108E-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Sep-2017

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0108EPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TXS0108ERGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
TXS0108EZXYR	BGA MI CROSTA R JUNI OR	ZXY	20	2500	330.0	12.4	2.8	3.3	1.0	4.0	12.0	Q2

www.ti.com 12-Sep-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS0108EPWR	TSSOP	PW	20	2000	367.0	367.0	38.0
TXS0108ERGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
TXS0108EZXYR	BGA MICROSTAR JUNIOR	ZXY	20	2500	336.6	336.6	28.6



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N20)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE




- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PLASTIC BALL GRID ARRAY




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.