SC8902A High Efficiency, Synchronous, Bi-Directional Buck-Boost Charge Converter with Four Integrated MOSFET

1 Description

SC8902A is a synchronous 4-switch buck-boost charger controller which also supports reverse discharging operation. Four switches are integrated to simplify the system design. It is able to effectively manage charging for 1~3 cell batteries no matter input/output voltage is higher, lower or equal to battery voltage. When system needs to discharge from battery, SC8902A will deliver desired output from the battery.

SC8902A supports very wide input and output voltage range. It can support applications from 2.7V to 22V input range and 2.7V to 22V output range. It employs current-mode control and can support bi-directional outputs by controlling DIR pin. It supports input current limit, output current limit, DPM (dynamic power management) function, dynamic output voltage adjustment, internal current limit, output short protection and over temperature protections to ensure safety under different abnormal conditions.

The SC8902A is in a 40 pin 6x6 QFN package.

3 Applications

- Power Bank with Fast Charge Function
- USB Power Delivery
- Type C Hub
- Industrial Power Supplies


2 Features

- Buck-Boost Battery Charger for 1 to 3 Cell Batteries
- Charging Management: trickle Charging, CC
 Charging, CV Charging and Charging Termination
- Buck-Boost Reverse Discharging Mode
- Integrated Four Switches
- Wide VBAT Range: 2.7 V to 14 V, 24V tolerate
- Wide VBUS Range: 2.7 V to 24 V
- High Efficiency Buck-Boost Conversion
- DP / DM Handshaking for Fast Charging Mode
- Dynamic Output Voltage Control
- Programmable Input and Output Current Limit
- Dynamic Input Current Limit Control
- Input and Output Current Monitor
- Charging Status Indication and Small Current Indication
- Under Voltage Protection, Over Voltage Protection, Over Current Protection
- Short Protection and Thermal Shutdown Protection
- QFN-40 Package

4 Device Information

| Part Number | Package | Dimension | |
|-------------|------------|------------------------|--|
| SC8902AQDHR | 40 pin QFN | 6.0mm x 6.0mm x 0.75mm | |


5 Typical Application Circuit



6 Terminal Configuration and Functions

SC8902A

Top View



| TERI | MINAL | I/O | DESCRIPTION | | | |
|--------|---------|-----|---|--|--|--|
| NUMBER | NAME | 1/0 | DESCRIPTION | | | |
| 1, 2 | SW1 | I/O | Switching Node 1. Connect to inductor. | | | |
| 3 | DP | I/O | Handshaking for 9V fast charging | | | |
| 4 | DM | I/O | Handshaking for 9V fast charging | | | |
| 5 | AGND | 10 | Analog ground. Connect PGND and AGND together at the thermal pad under IC. | | | |
| 6 | CSEL | | Use this pin to set the battery termination voltage for charging mode. | | | |
| 7 | ILIM1 | ı | Connect a resistor RILIM1 from this pin to AGND to set the VBUS side current limit for both charging mode and discharging mode. | | | |
| 8 | СОМР | ı | Connect a RC network to compensate the control loop. | | | |
| 9 | FB | ı | Feedback node of VBUS output voltage. Set the VBUS output voltage in discharging mode by the resistor divider connected at this pin. | | | |
| 10 | VBUS | Р | Connect to VBUS node to provide power supply to the IC. Connect a 1 μ F capacitor from this pin to PGND close to IC. | | | |
| 11 | VBUS_SP | I | Positive input of an internal current sense amplifier. Connect a current sense resistor (typical 10 m Ω) between VBUS_SP and VBUS_SN to sense the IBUS current. | | | |
| 12 | VBUS_SN | ı | Negative input of an internal current sense amplifier. Connect a current sense resistor (typical 10 m Ω) between VBUS_SP and VBUS_SN to sense the IBUS current. | | | |



| 13 – 15 | VBUSP | Р | The power input node of the converter in charging mode (DIR = low), and the power output node of the converter in displaying mode (DIR = low). Normally connect these pine to a LISP port |
|---------|---------|-----|---|
| | | | of the converter in discharging mode (DIR = high). Normally connect these pins to a USB port. The power output node of the converter in charging mode (DIR = low), and the power input node |
| 16 - 18 | VBATP | Р | of the converter in discharging mode (DIR = high). Connect these pins to the positive node of battery cells. |
| 19 | VBAT_SP | I | Positive input of an internal current sense amplifier. Connect a current sense resistor (typical 10 m Ω) between VBAT_SP and VBAT_SN to sense the IBAT current. |
| 20 | VBAT_SN | I | Negative input of an internal current sense amplifier. Connect a current sense resistor (typical 10 m Ω) between VBAT_SP and VBAT_SN to sense the IBAT current. |
| 21 | /CE | ı | Chip enable pin, active low. That is, pull this pin to logic low to enable the chip. This pin is internally pulled low. |
| | | | This piris memany paled low. |
| 22 | DIR | I | Charging/discharging mode control pin. When DIR is logic low, the IC works in charging mode, and the power direction is from VBUS to VBAT. When DIR is logic high, the IC works in discharging mode with power direction from VBAT to VBUS. |
| | | | This pin is internally pulled low. |
| 23 | IPWM | I | To apply a PWM signal on IPWM pin can adjust the IBUS current limit dynamically. |
| 24-26 | PGND | I/O | Power ground. Connect PGND and AGND together at the thermal pad under IC. |
| 27 | ILIM2 | I | Connect a resistor RILIM2 from this pin to AGND to set the battery side current limit for both charging mode and discharging mode. |
| | | | Open drain output to indicate the charging/discharging status. Needs connect to a pull up resistor. |
| 28 | PG | 0 | When in charging mode (DIR = low), PG pin indicates EOC (end of charging) status: It outputs logic low when the IC is charging the battery; and outputs high impedance when the battery is fully charged. |
| | | | When in discharging mode (DIR = high), PG pin indicates load condition. It outputs logic low when the load is higher than 50mA typically, and outputs high impedance when the load is lower than the threshold. |
| 29 | MODE | | In discharging mode (DIR = high), MODE pin controls the PFM/PWM operation mode under light load condition. |
| 29 | MODE | | In charging mode (DIR = low), MODE pin controls the termination way when EOC condition is detected. |
| 30 | VCC | Y | Output of an internal regulator. Connect a 1 µF ceramic capacitor from VCC to PGND pin close to the IC. The regulator provides supply for internal gate drivers. |
| 31 | NC | | NC pin. Leave it floating. |
| 32 | ВТ2 | 1 | Connect a 100nF ceramic capacitor between BT2 pin and SW2 pin to provide the boosted bias voltage for high side gate driver. |
| 33 - 35 | SW2 | I/O | Switching Node 2. Connect to inductor. |
| 36 | BT1 | I | Connect a 100nF capacitor between BT1 pin and SW1 pin to provide the boosted bias voltage for high side gate driver. |
| 37 | LG | I | Gate input of the integrated low side MOSFET. Connect to LD1 pin with or without a driving resistor in between. |
| 38 | LD1 | | Gate driver output to the integrated low side MOSFET. User can short LD1 pin and LG pin directly, or connect a driving resistor between LD1 and LG pins to limit the driver current. |



| | VPWM | I | When in discharging mode (DIR = high), VPWM pin is to adjust the VBUS output voltage it time. When in charging mode (DIR = low), VPWM signal controls the VINREG voltage threshold. |
|----|------|-----|--|
| | | | This pin is internally pulled HIGH. |
| 40 | SW1 | I/O | Switching Node 1. Connect to inductor. |
| 41 | SW1 | I/O | Switching pad 1. Connect to SW1 pins. |
| 42 | SW2 | I/O | Switching pad 2. Connect to SW2 pins. |
| 43 | PGND | I/O | Power ground pad. For thermal dissipation. Connect to AGND and PGND pins together. |
| | | | |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | Unit |
|---|--|------|-----|------|
| | VPWM, DP, DM, CSEL, ILIM1, COMP, IPWM, ILIM2, MODE, VCC | -0.3 | 5.5 | V |
| Voltage range at terminals ⁽²⁾ | FB, VBUS, VBUS_SP, VBUS_SN, VBUSP, VBATP, VBAT_SP, VBAT_SN, /CE, DIR, PG | -0.3 | 24 | > |
| terrilliais | SW1, SW2 | -0.3 | 30 | V |
| | BT1, BT2 | -0.3 | 40 | V |
| T _J | Operating junction temperature range | -40 | 150 | °C |
| T _{stg} | Storage temperature range | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

| PARAMETER | DEFINITION | | MIN | MAX | UNIT |
|--------------------|--|------------------------|------|-----|------|
| | Human body model (HBM) ESD stress voltage ⁽²⁾ | All pins except DP, DM | -2 | 2 | kV |
| ESD ⁽¹⁾ | Human body model (HBM) ESD stress voltage | DP, DM | -8 | 8 | kV |
| | Charged device model (CDM) ESD stress voltage(3) | | -750 | 750 | V |

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

7.3 Recommended Operating Conditions

| | | MIN | MAX | UNIT |
|-------------------------------------|------------------------------------|-----|-----|------|
| V _{BUS} | VBUS voltage range | 2.7 | 24 | V |
| V _{BAT} | VBAT voltage range | 2.7 | 24 | V |
| C _{BUS} , C _{BAT} | VBUS Capacitance, VBAT capacitance | 30 | | μF |
| L | Inductance | 2.2 | 10 | μH |
| R _{SNS1/2} | Current Sensing Resistor | 0 | 20 | mΩ |
| f _{PWM} | PWM singal frequency range | 20 | 100 | kHz |
| D _{PWM} | PWM signal duty cycle range | 0 | 100 | % |
| T _A | Operating ambient temperature | -40 | 85 | °C |
| TJ | Operating junction temperature | -40 | 125 | °C |

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Electrical Characteristics

 T_{J} = 25°C and V_{IN} = 5V unless otherwise noted.

| PARAMETER | र | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|---|--|-------|--|-------|------|
| SUPPLY VO | LTAGE | | | | | |
| ., | VBAT under-voltage lockout | Rising edge | | 2.5 | 2.6 | V |
| $V_{\text{UVLO}_\text{VBAT}}$ | threshold | Hysteresis | | 160 | | mV |
| | VBAT under-voltage lockout | Rising edge | | 2.5 | 2.6 | V |
| $V_{\text{UVLO_VBUS}}$ | threshold | Hysteresis | | 160 | (| mV |
| | | VBAT = 8V, VBUS = 5V | | 4 | | mA |
| IQ | Quiescent current into VBAT | /CE = L, non-switching | | | | 1117 |
| _ | | VBAT = 8V, VBUS = 12V | | . 1 | 1 | mA |
| 1 | Shutdown current into VBAT | /CE = L, non-switching VBAT = 8V, /CE = H | • | 5.5 | 15 | |
| I _{SD} | | | | 5.5 | 100 | μA |
| I _{LKG} | Leakage current into VBATP pins | /CE = H, VBATP = 8V | | \ | 100 | nA |
| VCC, DIRVE | R AND POWER SWITCH | VBAT = 9V | | F 25 | | T ,, |
| V_{CC} | VCC regulation voltage | | 5.2 | 5.35 | 5.45 | V |
| | V00 11 11 | VBAT = 5V, ICC = 30mA | 4 | 4.1 | 4.2 | V |
| I _{VCC_LIM} | VCC current limit | VBAT = 9V, VCC = 4V | 80 | 170 | 270 | mA |
| R _{HS/LS_PU} | High/low side MOS driver pull up resistor | | | 4.6 | | Ω |
| $R_{\text{HS/LS_PD}}$ | High/low side MOS driver pull down resistor | | | 0.7 | | Ω |
| R _{DSon_HS} | High side MOS on resistance | | | 22 | | mΩ |
| R _{DSon_LS} | Low side MOS on resistance | | | 8.5 | | mΩ |
| REFERENCE | VOLTAGE FOR VBUS | | | | | |
| V_{FB1} | FB reference voltage | | 1.176 | 1.2 | 1.224 | V |
| M | FR OVE threshold over FR torret | Rising edge | 107% | 109.5% | 112% | |
| V_{FB1_OVP} | FB OVP threshold, over FB target | Hysteresis | | 2% | | |
| V_{BUS_OVP} | Absolute OVP threshold for VBUS | | 21.5 | 22 | 22.5 | V |
| V _{SHORT} | Short circuit detection threshold | | | 0.7 | | V |
| | | CSEL = 9.1kΩ | 4.179 | 4.2 | 4.221 | V |
| | | CSEL = floating | 8.35 | 8.4 | 8.45 | V |
| | | CSEL = 300kΩ | 8.65 | 8.7 | 8.75 | V |
| V_{BAT_TRGT} | Battery target voltage | CSEL = 150kΩ | 8.75 | 8.8 | 8.85 | V |
| | | CSEL = 80kΩ | 12.53 | 12.6 | 12.67 | V |
| | | CSEL = 40kΩ | 12.98 | 13.05 | 13.12 | V |
| | | CSEL = 20kΩ | 13.13 | 13.2 | 13.27 | V |
| V _{BAT_TERM} | | | 97% | 97.7% | 98.5% | |
| V _{BAT_RECH} | Recharge threshold over V _{BAT_TRGT} | | | 96% | | |
| V _{TRK_CH} | Trickle charge threshold over VBAT_TRGT | | 55% | 60% | 65% | |
| I _{BUS_TRK} | IBUS trickle charge current, over ILIM1 set current | | | 10% | | |
| | IBUS current termination | | - | 8% | | + |



SOUTHCHIP SOUTHCHIP SEMICONDUCTOR

| | threshold, over ILIM1 set current | | | | | |
|------------------------|--|--|-------|-------|-------|-----|
| V_{BAT_OVP} | OVP threshold, over VBAT target | | | 110% | | |
| V _{BAT_OVP} | Absolute OVP threshold for VBAT | | 21.5 | 22 | 22.5 | V |
| CURRENT | LIMIT | | | | | • |
| $V_{\text{LIM_REF}}$ | ILIM1 / ILIM2 reference voltage | | 1.176 | 1.2 | 1.224 | V |
| | IDUO III II | DIR = 0 I _{OUT} R _{SNS1} ≥ 20mV | -10% | | 10% | 2 |
| I _{BUS_LIM} | IBUS current limit accuracy | DIR = 1 I _{OUT} R _{SNS1} ≥ 20mV | -10% | | 10% | |
| I _{BAT_LIM} | IBAT current limit accuracy | $\begin{aligned} & DIR = 0 \\ & I_{BAT_LIM} R_{SNS1} \ge 20 mV \\ & DIR = 1 \end{aligned}$ | -10% | ć | 10% | |
| | | I _{BAT_LIM} R _{SNS1} ≥ 20mV | -25% | 11 | 25% | |
| ERROR AN | IPLIFIER | | | | | ı |
| Gm _{EA} | Error amplifier gm | | | 0.16 | | mS |
| R _{OUT} | Error amplifier output resistance | | | 20 | | ΜΩ |
| I _{SINK_COMP} | COMP sink current | | 1 | 27 | | μA |
| I _{SRC_COMP} | COMP source current | | | 16 | | μA |
| I _{BIAS_FB} | FB pin input bias current | FB in regulation |) · | | 50 | nA |
| SWITCHING | | | | | | II. |
| f _{SW} | Switching frequency | 1 | 420 | 460 | 520 | kHz |
| INDICATIO | | . 111 | | | | II. |
| I _{SINK_PG} | PG pin sink current | V _{PG} = 0.4V | 3.4 | 4 | 4.6 | mA |
| I _{COM} | Small load threshold | | 20 | 60 | 100 | mA |
| LOGIC CO | NTROL | | | | | _1 |
| R_{PD} | /CE/DIR pin internal pull down resistor | 9 | | 1.2 | | ΜΩ |
| | VPWM pin internal pull up resistor | | | 0.9 | | ΜΩ |
| V _{IL} | /CE, DIR, VPWM and MODE pins input low voltage | | | | 0.4 | V |
| V _{IH} | /CE, DIR, VPWM pins input high voltage | | 1.2 | | | V |
| | MODE pin input high voltage | | 2 | | | V |
| SOFTSTAR | T | | | | | |
| t _{SS} | Internal soft-start time | From 10% to 90% VOUT | | 5 | | ms |
| DPDM | | | | | | |
| V_{DP_SRC} | D+ source voltage | | 0.5 | 0.6 | 0.7 | V |
| V _{DM_SRC} | D- source voltage | | 0.5 | 0.6 | 0.7 | V |
| I _{DP_sink} | D+ sink current | | 25 | 100 | 175 | μA |
| DM_sink | D- sink current | | 25 | 100 | 175 | μΑ |
| V _{DAT_REF} | Data detect voltage | | 0.25 | 0.325 | 0.4 | V |
| | SHUTDOWN | | | | | |
| _ | Thermal shutdown temperature (1) | | | 165 | | °C |
| T_{SD} | Thermal shutdown hysteresis (1) | | | 15 | | °C |

8 Detailed Description

8.1 Chip Enable

The IC is enabled or disabled by /CE signal. When /CE input is logic low, the IC is enabled; when /CE input is logic high, the IC is disabled. The /CE pin is pulled low by 1 M Ω resistor internally.

8.2 Charging Mode

Charging mode and discharging mode is controlled by DIR pin, which is internally pulled low by 1 $M\Omega$ resistor.

When DIR signal is logic low, the IC works in charging mode. The current flows from VBUS to VBAT to charge the battery cells.

When in charging mode, the IC charges the battery cells according to below typical charging profile. When battery voltage is lower than trickle charge threshold, the IC charges the cells with small charging current; when cell voltage is higher than the threshold, the IC enters into Constant Current charging phase, and charges the cells with constant current set by IBUS limit or IBAT limit. When the cell voltage reaches the termination voltage target, the IC enters into Constant Voltage charge phase, and charges the cells with gradually decreased current until the current is lower than termination current threshold. Once termination voltage and termination current conditions are satisfied, the IC enters into End of Charge phase. In this phase the IC can either terminate the charging or keep charging the cells.




Figure 1 Typical Charging Profile

8.2.1 Trickle Charge

The trickle charge voltage threshold is 60% of battery target voltage. When in trickle charge phase, the IBUS charging current is reduced to 1/10 of current limit set value for the good of battery cells.

8.2.2 CC Charge (Constant Current Charge)

When cell voltage is higher than the trickle threshold, the IC charges the battery cells with constant current set by IBUS limit or IBAT limit. The user can set the IBUS limit and IBAT limit through ILIM1 and ILIM2 pins respectively as below:

$$IBUS_LIM = \frac{VLIM_REF}{RILIM1} \times \frac{1000 \Omega}{RSNS1}$$

$$IBAT_LIM = \frac{VLIM_REF}{RILIM2} \times \frac{1000 \Omega}{RSNS2}$$

where

 $V_{LIM REF}$ = Internal reference voltage 1.21V;

R_{ILIMx} = Resistors at ILIMx pin;

R_{SNS1} = Current sense resistor to sense IBUS current;

R_{SNS2} = Current sense resistor to sense IBAT current

In charging mode, the IC regulates the current which reaches its current limit value first. For example, if IBUS current limit is set to 3A, IBAT limit is set to 10A, and when IBUS reaches 3A, IBAT is only 6A, which is much lower than IBAT limit 10A, then the IC limits the IBUS at 3A.

For correct CC charge operation, the IBUS current limit must be set, but IBAT current limit is not necessary. So if battery current limit is not needed for applications, user can short ILIM2 pin to ground to disable IBAT current limit function.

It is not allowed to set any of the current limits to 0A. Keep the minimum current limit above 0.3A.

8.2.3 CV Charge (Constant Voltage Charge)

The battery target voltage is set by CSEL pin.

When the IC is enabled, the IC checks the resistor value at CSEL pin and set the charge termination voltage internally.

Below table shows the resistor value to set different charge termination voltages.

Table 1 CSEL pin resistor to set battery voltage

| CSEL resistor value | Charge termination voltage |
|---------------------|----------------------------|
| 9.1 kΩ | 4.2V |
| open | 8.4V |
| 300 kΩ | 8.7V |
| 150 kΩ | 8.8V |
| 80 kΩ | 12.6V |
| 40 kΩ | 13.05V |
| 20 kΩ | 13.2V |

When the battery cell voltage reaches 98% of the cell target voltage, the IC enters into CV charge phase. In this phase, the VBAT voltage is regulated at target value, and the charging current reduces gradually.

8.2.4 EOC (End of Charge) and PG Indication

When both of below voltage condition and current condition for EOC detection are satisfied, the IC enters into EOC phase, and indicates the EOC status to MCU through PG



pin.

- 1. the cell voltage is higher than 98% of set value
- the IBUS current is lower than 8% of the IBUS current limit set value

In EOC phase, the IC can terminate the charging process or keep charging the battery cells, which can be set by MODE pin as below table shows.

Table 2 Termination Selection

| MODE Input | Operation Mode |
|---|--|
| Logic low | Auto-terminate charging at EOC phase |
| Logic high Auto-terminate charging at EOC phase | |
| Float | Keep charging and regulates the battery voltage at the termination target voltage. |

No matter what termination way is set, the PG pin outputs high impedance once the IC detects the EOC condition.

PG is open drain output and it requires an external pullup resistor as below.




Figure 2 PG pin structure

8.2.5 Recharge

If the IC terminates the charging process after EOC is detected, the battery voltage may drop slowly due to leakage or operation current from battery cells. Once the VBAT voltage drops below 96% of the set voltage, the PG outputs low, and the IC enters into CC charge phase and recharges the battery.

8.2.6 Self-adaptive Charging Current

The IC features dynamic power management. The allowed minimum VBUS operation voltage is VINREG threshold, which can be set by VPWM signal. During charging, if the IBUS charging current is higher than adapter's current capability, the adapter will be overloaded and the VBUS voltage is pulled low. Once the VBUS voltage drops at VINREG threshold, the IC reduces the charging current automatically and regulates the VBUS voltage at VINREG threshold.

When in charging mode VPWM signal controls the VINREG threshold. If VPWM signal is logic high, the VINREG threshold is set to 4.5V; if VPWM signal is logic low, the VINREG threshold is set to 10.8V. If applying a PWM signal in the range of 20kHz~100kHz to VPWM pin, the VINREG threshold can be adjusted by the PWM duty cycle D as

below equation shows.

VINREG= 4.5 V + (1 - D) x 6.3 V

VPWM pin is internally pulled HIGH.

8.2.7 Real-Time Charge Current Control

The IBUS charging current can be controlled in real time through IPWM signal.

If a logic high signal is applied to IPWM pin, the IBUS limit is the default set value. If a logic low signal is applied, the IBUS limit is reduced to 10% of the set value. With a PWM signal in the range of 20kHz~100kHz at IPWM pin, the IBUS current limit is proportional to the duty cycle as below equation shows.

IBUS LIM =0.1×IBUS LIM SET+0.9×IBUS LIM SET×D

where, IBUS_LIM_SET is the default IBUS current limit set by ILIM1 resistor.

8.3 Discharging Mode

When DIR signal is logic high, the IC enters into discharging mode. In discharging mode, the battery (VBAT) is discharged and the current flows from VBAT to VBUS.

The VBUS output voltage is set by the resistor divider connected at FB pin, and can be calculated as below.

VBUS = VFB_REF x
$$(1 + \frac{RUP}{RDOWM})$$

Where:

 $V_{\text{FB_REF}}$ is the internal reference voltage 1.2V, R_{UP} and R_{DWON} are the resistors connected from VBUS to FB and to AGND.

8.3.1 Soft Start

The IC implements soft start feature to prevent inrush current during startup in discharging mode. After the discharging mode is enabled, the IC ramps up the internal reference voltage in around 6ms. The output voltage follows the reference so it starts up slowly. Meantime, the IC ramps up the current limits during the startup. If a heavy load is applied before the output voltage is established, the IC may fail to start up due to the current limit.

For the applications which require startup with heavy load, below circuit is suggested. During startup, M2 is turned on by DIR signal, and VCC voltage ramps up quickly so V_B voltage is pulled up through C1 to turn on M1. So the ILIM1 pin is short to ground to disable the current limit for a moment. After V_B voltage drops due to the discharging path through 100k resistor, M1 is turned off. So the current limit recovers. The R1 resistor is optional. User can either NC it or use it to adjust the IBUS current limit in discharging mode.

The user can also adjust the startup current capability by adding a resistor in series with M1 and also adjust the recovery time by changing the C1 value.






Figure 3 Circuit to support startup with heavey load

8.3.2 Dynamic Output Control

In charging mode, VPWM pin is used to set the VINREG threshold; in discharging mode, the VPWM pin can be used to control the output voltage dynamically.

The VPWM pin accepts a PWM signal in the range of 20kHz to 50kHz, and its duty cycle controls the output voltage as below:

$$VBUS = V_{BUS SET} \times D$$

Where:

V_{BUS_SET} = VBUS voltage set by FB resistor divider,

D = Duty cycle of VPWM signal.

If VPWM input signal is logic high, which means 100% of duty cycle, the output voltage becomes the set value $V_{\text{BUS SET}}.$

If VPWM input signal is logic low, which means 0% of duty cycle, the output voltage becomes off.

The VPWM signal is internally pulled high, so if this dynamic output control function is not required, user can leave VPWM pin floating, then the IC outputs the set voltage $V_{\text{BUS_SET}}$.

When the dynamic output control function is used, the default V_{BUS_SET} voltage is normally a high voltage like 12V or 20V. In order to prevent the IC outputs the V_{BUS_SET} voltage when the VPWM signal is fault or open, it is suggested to add a 100 k Ω pull down resistor at this pin as below.




Figure 4 VPWM pin circuit

8.3.3 Small Load Current Indication

PG pin indicates the charging / EOC status in charging mode; but in discharging mode, it is used to indicate the output load status. When the IC detects output current is lower than a threshold I_{COM} (typical 50mA), it outputs high impedance at PG pin. When output current is detected higher than I_{COM} , the IC pulls PG pin to logic low internally.

This indication function can report load status to a system controller, like an MCU. For example, it can be used to detect the load device removal for adapter applications.

8.3.4 PWM/PFM Operation

The IC supports two operation modes in discharging mode: PWM mode and PFM mode. User can select the operation mode through MODE pin in discharging mode as below.

Table 3 Mode Selection (only in discharging mode)

| MODE Input | Operation Mode |
|------------|----------------|
| Logic low | PWM mode |
| Logic high | PFM mode |
| Float | PFM mode |

In PWM mode, the IC always works with constant switching frequency for the whole load range. This helps achieve the best output voltage performance, but the efficiency is low at light load condition because of the high switching loss.

In PFM mode, the IC still works with constant switching frequency under heavy load condition, but under light load condition, it changes to pulse frequency modulation operation to reduce the switching loss. The efficiency can be improved under light load condition while output voltage ripple will be a little larger compared with PWM operation. Below figure shows the output voltage behavior of PFM mode.




Figure 5 PFM operation

One way to balance the output ripple and efficiency is to tie MODE pin and PG pin together. In this way, the PFM mode is only enabled after the small load current condition is detected.

8.4 Current Limit

The IC integrates two current sense amplifiers to sense IBUS and IBAT respectively. With external current sense resistor(s), it can provide IBUS / IBAT current limit functions for both charging and discharging modes.

The IC monitors the voltage drop across the current sense resistor through the amplifier, and once the detected current exceeds the set limit value, the IC reduces the switching duty cycle to regulate the current at the set limit. The IPWM signal can also adjust the IBUS current limit in discharging mode dynamically. Please refer to 8.2.2 CC Charge (Constant Current Charge) and 8.2.7 Real-Time Charge Current Control for current limit setting details.

IBUS current limit must be set for charging mode operation. IBAT current limit is provided just for applications where battery current limit is required. If IBAT limit is not required user can remove the IBAT current sense resistor and short ILIM2 pin to ground to disable the IBAT limit function.

It is not allowed to set any of the current limits to 0A. Keep the minimum current limit above 0.3A.

8.5 Current Monitor

With the external current sense resistor at VBUS / VBAT, the ILIM1/ILIM2 pin's voltage is proportional to IBUS / IBAT current, so the user can monitor the current through ILIM1 / ILIM2 pin as below:

$$IBUS = \frac{VLIM1}{RILIM1} \times \frac{1000 \Omega}{RSNS1}$$

$$IBAT = \frac{VLIM2}{RILIM2} \times \frac{1000 \Omega}{RSNS2}$$

Where:

 V_{LIM1} is the voltage on ILIM1 pin; V_{LIM2} is the voltage at ILIM2 pin

R_{SNS1} is the current sense resistor to sense IBUS current;

R_{SNS2} is the current sense resistor to sense IBAT current.

To get a better voltage sense, a RC circuit as below is

recommended to filter the voltage ripple on ILIM1/2 pins. If the RC filter is not added, the MCU itself should implement digital filter.




Figure 6 ILIMx pin voltage monitor circuit

8.6 Switching Frequency

The switching frequency is fixed at 460kHz for both charging mode and discharging.

8.7 VCC Driver Voltage

The IC integrates a VCC regulator so to generate the driver voltage for internal driver circuit. The VCC is supplied by the higher voltage of VBUS and VBAT, and is clamped to 5V. Connect a 1 μF ceramic capacitor from VCC to PGND pin close to the IC.

8.8 Loop Compensation

The internal control loop should be compensated by the resistor and capacitor connected at COMP pin. 15 k Ω resistor and 15 nF capacitor are suggested for most applications. If faster response is required, the user can increase the resistor value but should keep R*C value unchanged. After changing the compensation, check and make sure the loop is stable under target conditions.

8.9 DP/DM Handshaking

The IC supports automatic DP/DM handshaking. Once VBUS is detected in charging mode, the IC initiates the handshaking process at DP / DM lines and requests 9V charging voltage from the adapter.

8.10 Protections

8.10.1 Over Voltage Protection

The IC supports three mechanisms for over voltage protection.

The first is once the IC detects the VBUS or VBAT voltage is higher than typical 22V, the IC stops switching until the voltage drops below the threshold.

The second is once the IC detects the VBUS voltage is higher than the setting target by typical 10% in discharging mode, the IC stops switching until the voltage drops below



the threshold. This over voltage is still valid with dynamic voltage change function. For example, if the user sets the output voltage to 5V through VPMW signal, the IC can still stop switching once the VOUT is higher than 5.5V.

The third is once the IC detects the VBAT voltage is higher than the battery target voltage by 10%, the IC stops switching no matter in charging mode or discharging mode. The IC resumes switching when VBAT voltage recovers.

8.10.2 Over Current Protection

The IC implements internal current limit at 10A. Once the IC detects the inductor current is higher than 10A, it reduces the switching duty cycle, and keeps the inductor current from increasing.

8.10.3 Short Circuit Protection

The IC supports FB pin short circuit protection in discharging mode. During power on, the IC monitors the FB pin status.

Once it detects the FB pin is short to ground, it still starts up and limits the VBUS voltage at 5V fixed voltage. This helps protect the circuits connected at VBUS pin from over voltage stress

Besides FB short circuit protection, the IC also monitors the VBUS voltage all the time. Once it detects the VBUS voltage drops below short circuit protection threshold, typical 1V, the IC reduces the IBUS and IBAT current limits to 1/10 of the original setting.

8.10.4 Over Temperature Protection

Once the IC detects the chip junction temperature exceeds the threshold (160°C typical), the IC goes into thermal shutdown and stops switching. When the junction temperature falls below typical 145°C, the IC resumes operation.

9 Application Information

9.1 Input and Output Capacitor Selection

Since MLCC ceramic capacitor has good high frequency filtering and low ESR, X5R or X7R capacitors are recommended for input and output capacitors. Typically, three 22 μF ceramic input capacitors and three 22 μF ceramic output capacitors work for most applications. The input / output capacitors should be places as close to VBUSP / VBATP pins as possible, and they should be also near the PGND pins or thermal pad.

Capacitors' derating effect under DC bias should be taken into account when selecting the capacitors. Ceramic capacitor normally loses its most capacitance at the rated voltage, so leave margin on voltage rating to ensure adequate effective capacitance. For example, if the highest operating voltage is 12V, select 16V or 25V capacitor.

Besides this, high value electrolytic capacitor or tantalum capacitor is recommended to place in parallel with the ceramic capacitors at output to improve the load transient response.

9.2 Inductor Selection

Because the selection of inductor affects the loop stability and the power efficiency, inductor is one of the most important components for the DCDC design.

The IC can work with inductors between 2.2 μ H to 10 μ H range for most applications. A higher value is suggested to keep the inductor current ripple \leq 30% of the DC current.

Compared with high value inductor in the same package size, a lower value inductor normally has smaller DC resistance (DCR), so can reduce the conduction power loss, which can be calculated roughly as

$$PL DC = IL^2 \cdot DCR$$

IL is the average value of inductor current, and it equals to IBUS or IBAT.

However, besides DCR, the core loss or AC loss of an inductor also affects the power efficiency a lot. The low value inductor causes large inductor current ripple, thus high core loss or AC loss, so it is not always the low value inductor supports the higher efficiency.

Since the core loss is related to the inductor material type, and normally the inductor vendors don't provide the core loss data, it is very difficult to suggest what inductor value can result in higher efficiency. As a rule of thumb, high value inductor like 4.7 μ H to 10 μ H is recommended for applications where the difference between input voltage and output voltage is big, such as 5V to 20V; while for those applications where input voltage is close to output voltage but large current is on power path, low value inductor like 2.2 μ H is suggested.

For applications where efficiency or thermal dissipation is very important, it is highly suggested that the user chooses the inductor in larger package size for lower DCR, and also tests the efficiency with different inductor values, so to find the best combination to achieve the highest efficiency.

The saturation current is another important parameter when selecting the inductor. The inductance can decrease 20% to 35% when the current approaches saturation level, so the user should make sure the saturation current is higher than the inductor peak current during the operation.

The inductor peak current can be calculated by below formula.

$$\begin{split} &\text{IL_peak} = \text{IBAT} + \frac{\text{VBAT} \cdot (\text{VBUS-VBAT-}\,\eta)}{2 \cdot \text{fsw} \cdot \text{L} \cdot \text{VBUS}} \quad (\text{VBUS} \ge \text{VBAT}) \\ &\text{IL_peak} = \text{IBUS} + \frac{\text{VBUS} \cdot (\text{VBAT-VBUS})}{2 \cdot \text{fsw} \cdot \text{L} \cdot \text{VBAT-}\eta} \quad (\text{VBUS$$

where IBAT is the battery current at VBAT side, and can be calculated as

$$IBAT = \frac{VBUS \cdot IBUS}{\eta \cdot VBAT}$$

 η is the power conversion efficiency. User can use 90% for calculation

fsw is the switching frequency

L is the inductor value

The peak inductor current in charging mode can be calculated as

$$\begin{split} &\text{IL_peak} = \text{IBAT} + \frac{\text{VBAT} \cdot (\text{VBUS-VBAT})}{2 \cdot \text{fsw} \cdot \text{L} \cdot \text{VBUS} \cdot \eta} \text{ (VBUS>VBAT)} \\ &\text{IL_peak} = \text{IBUS} + \frac{\text{VBUS} \cdot (\text{VBAT-VBUS} \cdot \eta)}{2 \cdot \text{fsw} \cdot \text{L} \cdot \text{VBAT}} \text{ (VBUS \leq \text{VBAT)}} \end{split}$$

where IBAT is the battery charging current at VBAT side, and can be calculated as

$$IBAT = \frac{VBUS \cdot IBUS \cdot \eta}{VBAT}$$

 η is the power conversion efficiency. User can use 90% for calculation.

fsw is the switching frequency

L is the inductor value

When selecting inductor, the inductor saturation current must be higher than the peak inductor current with enough margin (20% margin is recommended). The rating current of the inductor must be higher than the battery current.

9.3 Current Sense Resistor

The RSNS1 and RSNS2 in the typical application circuit are current sense resistors for current limit / monitor functions. The IC can work well without the RSNS2 resistor, so the user can remove it if the IBAT limit and monitor functions are not needed.

If the RSNS2 current sense resistor is not used, the user should tie the sense input pins VBAT_SP and VBAT_SN



together and connect them to VBATP pins.

A high resistor value can result in high current limit / monitor accuracy but causes high conductor loss. Typically 10 m Ω is recommended. But for applications where efficiency is more important than accuracy, lower value is suggested.

When selecting the current sense resistor, its power rating and temperature coefficient should also be considered.

The power dissipation can be roughly calculated as P=|2R, where I is the highest current flowing through it. The power rating should be higher than the calculated value.

The resistor value varies with temperature and the variation is decided by its temperature coefficient. If high accuracy of limit or monitor is required, select as lower temperature coefficient as possible.

9.4 Snubber Circuit and Driver Resistor

The RC snubber circuits at SWx nodes as shown below can be used to suppress the switching spike so to improve the EMC performance. A typical snubber circuit is composed by a 2.2Ω resistor and 1nF capacitor. The user can reduce the resistance and increase the capacitance further to improve the EMC. However, because it often causes higher switching loss and results in lower efficiency, it is suggested not to add snubber circuits unless necessary.




Figure 7 Snubber circuit at SWx nodes

The IC also allows user adding a driver resistor for the low side MOSFET at VBUS side to slow down the switching, thus to reduce the switching spike improve the EMC performance. However, because the driver resistor also causes higher switching loss and thus lower efficiency, it is suggested not to add the driver resistor unless necessary.

If the driver resistor is needed, a 0603 resistor should be used, and it should be placed near the IC.

10 Layout Guide

For switching power supplies, the layout is an important step. If the layout is not carefully designed, the converter may suffer instability and noise issues.

1. The VBUS bulk capacitors should be placed close to VBUSP and PGND pins, and the connection traces should be as short as possible. Put a 100nF capacitor parallel with the bulk capacitors to absorb high frequency noise. Since the trace will carry high current, wide copper are suggested. Similarly, the VBAT bulk capacitors should be placed close to VBATP and PGND pins, and keep the trace as wide and short as possible. It is suggested to put the input and output capacitors on the contrary layer to the IC, so the trace to PGND pad can be in the shortest way. Place sufficient vias to connect VBUSP or VBATP pins to the capacitors. User can refer to below layout as an example.




Figure 8 IC on top layer




Figure 9 Bulk capacitors on bottom layer

2. Put the 1 μF bypass capacitor at VCC / VBAT_SN /

VBUS pins as close to the IC as possible. The ground trace of the capacitor to PGND pins should be as short as possible.

- 3. Put the inductor close to the SW1 and SW2 pins. Keep the SW1 and SW2 traces wide because they carry high current during operation. Connect SW1 pins to the SW1 thermal pad under IC, and connect SW2 pins to the SW2 thermal pad.
- 4. Put the boot strap capacitors between BTx and SWx pins and the driving resistor between LG and LD1 pins close to the IC.
- 5. If current sense resistor is used for current sense or limit function, how to connect the sensing trace to the sense resistor is very important for the accuracy. It is required to route as below: the sensing trace should be routed to the pads of the sense resistor instead of the copper trace. Bad connection way will introduce sense error.




Figure 10 Sensing trace connection for current sense resistor

6. If it is for VBUS current sense, differential resistors and capacitor close to the sense pins as below is needed to suppress the switching noise. The sense traces should be routed in differential way.




Figure 11 Differential sense

However, the differential resistors are not allowed for battery current sense because there is operation current into VBAT_SN pin and the differential resistor will lead to wrong sense.



SOUTHCHIP SOUTHCHIP SEMICONDUCTOR

- 7. The FB resistor divider, ILIMx resistor and COMP components should be put close to the IC.
- 8. Separate the analog ground from power ground to avoid switching noise. The ground of the analog components like FB resistor, ILIMx resistor, COMP components should be connect together, and the ground of the power components like the input/output bulk capacitor should be connect together. Then tie the analog ground and

power ground at a single point, like at the ground thermal pad.

9. It is suggested to have a ground layer in the middle of PCB so the power ground can be complete. If only two layers are used, other signal traces should not block the ground return, and the power ground should be kept as wide and complete as possible

MECHANICAL DATA

QFN40L(6x6x0.75)

