

# Window Comparator for Over- and Undervoltage Detection

Check for Samples: TPS3700

#### **FEATURES**

- Wide Supply Voltage Range: 1.8 V to 18 V
- Adjustable Threshold: Down to 400 mV
- Open-Drain Outputs for Over- and Undervoltage Detection
- Low Quiescent Current: 5.5 μA (typ)
- High Threshold Accuracy:
  - 1.0% Over Temperature
  - 0.25% (typ)
- Internal Hysteresis: 5.5 mV (typ)
- Temperature Range: -40°C to +125°C
- · Packages:
  - ThinSOT23-6
  - 1,5-mm × 1,5-mm SON-6

#### **APPLICATIONS**

- Industrial Control Systems
- Automotive Systems
- Embedded Computing Modules
- DSP, Microcontroller, or Microprocessor Applications
- Notebook and Desktop Computers
- Portable- and Battery-Powered Products
- FPGA and ASIC Applications





Figure 1. TPS3700 Typical Application

DESCRIPTION

The TPS3700 wide-supply voltage window comparator operates over a 1.8-V to 18-V range. The device has two high-accuracy comparators with an internal 400-mV reference and two open-drain outputs rated to 18 V for over- and undervoltage detection. The TPS3700 can be used as a window comparator or as two independent voltage monitors; the monitored voltage can be set with the use of external resistors.

OUTA is driven low when the voltage at INA+ drops below ( $V_{\rm ITP} - V_{\rm HYS}$ ), and goes high when the voltage returns above the respective threshold ( $V_{\rm ITP}$ ). OUTB is driven low when the voltage at INB- rises above  $V_{\rm ITP}$ , and goes high when the voltage drops below the respective threshold ( $V_{\rm ITP} - V_{\rm HYS}$ ). Both comparators in the TPS3700 include built-in hysteresis for filtering to reject brief glitches, thereby ensuring stable output operation without false triggering.

The TPS3700 is available in a ThinSOT23-6 and a 1,5-mm  $\times$  1,5-mm SON-6 package and is specified over the junction temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	DESCRIPTION			
TPS3700 <b>yyyz</b>	<pre>yyy is package designator z is package quantity</pre>			

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

		VALUE		
		MIN	MAX	UNIT
	VDD	-0.3	+20	V
Voltage <sup>(2)</sup>	V <sub>OUTA</sub> , V <sub>OUTB</sub>	-0.3	+20	V
	V <sub>INA+</sub> , V <sub>INB</sub>	-0.3	+7	V
Current	Output pin current		40	mA
Tomporaturo	Operating junction, T <sub>J</sub>	-40	+125	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C
Floatroatatic discharge (FSD) rating (3)	Human body model (HBM)		2	kV
Electrostatic discharge (ESD) rating (3)	Charge device model (CDM)		500	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

#### THERMAL INFORMATION

		TPS		
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT23)	DSE (SON6)	UNITS
		6 PINS	6 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	204.6	194.9	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	50.5	128.9	
$\theta_{JB}$	Junction-to-board thermal resistance	54.3	153.8	90.444
ΨЈТ	Junction-to-top characterization parameter	0.8	11.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.8	157.4	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltages are with respect to network ground terminal.

<sup>(3)</sup> ESD testing is performed according to the respective JESD22 JEDEC standard.



### **ELECTRICAL CHARACTERISTICS**

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to +125°C, and 1.8 V <  $V_{DD}$  < 18 V, unless otherwise noted. Typical values are at  $T_J = +25^{\circ}\text{C}$  and  $V_{DD} = 5$  V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage range		1.8		18	V
Power-on reset voltage <sup>(1)</sup>	$V_{OL}$ (max) = 0.2 V, $I_{(OUT)}$ = 15 $\mu$ A			0.8	V
Desirius asias issue the selected colleges	V <sub>DD</sub> = 1.8 V	396	400	404	mV
Positive-going input threshold voltage	V <sub>DD</sub> = 18 V	396	400	404	mV
Negative acing input threehold veltage	V <sub>DD</sub> = 1.8 V	387	394.5	400	mV
Negative-going input threshold voltage	V <sub>DD</sub> = 18 V	387	394.5	400	mV
Hysteresis voltage (HYS = $V_{ITP} - V_{ITN}$ )			5.5	12	mV
langut suggest (at INI aia)	V <sub>DD</sub> = 1.8 V and 18 V, V <sub>IN</sub> = 6.5 V	-25	1	25	nA
input current (at in pin)	V <sub>DD</sub> = 1.8 V and 18 V, V <sub>IN</sub> = 0.1 V	-15	1	15	nA
	V <sub>DD</sub> = 1.3 V, I <sub>OUT</sub> = 0.4 mA			250	mV
Low-level output voltage	V <sub>DD</sub> = 1.8 V, I <sub>OUT</sub> = 3 mA			250	mV
	V <sub>DD</sub> = 5 V, I <sub>OUT</sub> = 5 mA			250	mV
Open-drain output leakage current	$V_{DD}$ = 1.8 V and 18 V, $V_{OUT}$ = $V_{DD}$			300	nA
	V <sub>DD</sub> = 1.8 V, V <sub>OUT</sub> = 18 V			300	nA
High-to-low propagation delay <sup>(2)</sup>	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>L</sub> = 10 k $\Omega$ , V <sub>OH</sub> = 0.9 × V <sub>DD</sub> , V <sub>OL</sub> = 400 mV		18		μs
Low-to-high propagation delay <sup>(2)</sup>	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>L</sub> = 10 k $\Omega$ , V <sub>OH</sub> = 0.9 × V <sub>DD</sub> , V <sub>OL</sub> = 400 mV		29		μs
Output rise time	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>L</sub> = 10 k $\Omega$ , V <sub>O</sub> = (0.1 to 0.9) × V <sub>DD</sub>		2.2		μs
Output fall time	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>L</sub> = 10 k $\Omega$ , V <sub>O</sub> = (0.1 to 0.9) × V <sub>DD</sub>		0.22		μs
	V <sub>DD</sub> = 1.8 V, no load		5.5	11	μA
Cumply augreent	V <sub>DD</sub> = 5 V		6	13	μA
Supply current	V <sub>DD</sub> = 12 V		6	13	μA
	V <sub>DD</sub> = 18 V		7	13	μA
Startup delay <sup>(3)</sup>			150		μs
Undervoltage lockout <sup>(4)</sup>	V <sub>DD</sub> falling	1.3		1.7	V
	Supply voltage range Power-on reset voltage <sup>(1)</sup> Positive-going input threshold voltage  Negative-going input threshold voltage Hysteresis voltage (HYS = V <sub>ITP</sub> - V <sub>ITN</sub> ) Input current (at IN pin)  Low-level output voltage  Open-drain output leakage current  High-to-low propagation delay <sup>(2)</sup> Low-to-high propagation delay <sup>(2)</sup> Output rise time  Output fall time  Supply current	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Supply voltage range       1.8         Power-on reset voltage (1) $V_{OL}$ (max) = 0.2 V, $I_{(OUT)}$ = 15 μA         Positive-going input threshold voltage $V_{DD}$ = 1.8 V         Negative-going input threshold voltage $V_{DD}$ = 1.8 V         Negative-going input threshold voltage $V_{DD}$ = 1.8 V         Hysteresis voltage (HYS = $V_{ITP} - V_{ITN}$ ) $V_{DD}$ = 1.8 V and 18 V, $V_{IN}$ = 6.5 V       -25         Input current (at IN pin) $V_{DD}$ = 1.8 V and 18 V, $V_{IN}$ = 0.1 V       -15         Low-level output voltage $V_{DD}$ = 1.8 V, $I_{OUT}$ = 3 mA       -25         Vob = 1.8 V, $I_{OUT}$ = 3 mA       Vob = 1.8 V, $I_{OUT}$ = 3 mA       -25         Vob = 1.8 V, $I_{OUT}$ = 5 mA       Vob = 1.8 V, $I_{OUT}$ = 18 V       -15         Wob = 1.8 V, $I_{OUT}$ = 18 V       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 5 mA       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 18 V       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 18 V       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 18 V       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 18 V       Vob = 1.8 V, $I_{OUT}$ = 18 V       -25         Wob = 1.8 V, $I_{OUT}$ = 18 V       -25	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply voltage range         1.8         18           Power-on reset voltage(1)         VoL (max) = 0.2 V, I <sub>(OUT)</sub> = 15 μA         0.3           Positive-going input threshold voltage $V_{DD} = 1.8 \text{ V}$ 396         400         404           Negative-going input threshold voltage $V_{DD} = 1.8 \text{ V}$ 387         394.5         400           Hysteresis voltage (HYS = V <sub>ITP</sub> – V <sub>ITN</sub> ) $V_{DD} = 1.8 \text{ V}$ 387         394.5         400           Hysteresis voltage (HYS = V <sub>ITP</sub> – V <sub>ITN</sub> ) $V_{DD} = 1.8 \text{ V}$ 387         394.5         400           Hysteresis voltage (HYS = V <sub>ITP</sub> – V <sub>ITN</sub> ) $V_{DD} = 1.8 \text{ V}$ 387         394.5         400           Hysteresis voltage (HYS = V <sub>ITP</sub> – V <sub>ITN</sub> ) $V_{DD} = 1.8 \text{ V}$ and 18 V, $V_{IN} = 6.5 \text{ V}$ -25         1         25           Input current (at IN pin) $V_{DD} = 1.8 \text{ V}$ and 18 V, $V_{IN} = 0.1 \text{ V}$ -15         1         25           Vop = 1.3 V and 18 V, $V_{IN} = 0.1 \text{ V}$ -15         1         15         25           Low-level output voltage $V_{DD} = 1.8 \text{ V}$ and 18 V, $V_{OUT} = 0.0 \text{ V}$ 250         250         250           Open-drain output leakage current $V_{DD} = 1.8 \text{ V}$ and 18 V, $V_{OUT} = 0.0 \text{ V}$ 300

The lowest supply voltage ( $V_{DD}$ ) at which output is active;  $t_{r(VDD)} > 15 \mu s/V$ . Below  $V_{(POR)}$ , the output cannot be determined. High-to-low and low-to-high refers to the transition at the input pins (INA+ and INB-).

During power on,  $V_{DD}$  must exceed 1.8 V for at least 150  $\mu$ s before the output is in a correct state. When  $V_{DD}$  falls below UVLO, OUTA is driven low and OUTB goes to high impedance. The outputs cannot be determined below  $V_{(POR)}$ .



# PARAMETRIC MEASUREMENT INFORMATION

# **TIMING DIAGRAM**




Figure 2. TPS3700 Timing Diagram

Submit Documentation Feedback




### **PIN CONFIGURATIONS**



#### **PIN ASSIGNMENTS**

	PIN	NO.	DESCRIPTION
PIN NAME	DDC	DSE	
GND	2	5	Ground
INA+	3	4	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this terminal drops below the threshold voltage ( $V_{ITP} - V_{HYS}$ ), OUTA is driven low.
INB-	4	3	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this terminal exceeds the threshold voltage $(V_{ITP})$ , OUTB is driven low.
OUTA	1	6	INA+ comparator open-drain output. OUTA is driven low when the voltage at this comparator is below $(V_{\text{ITP}} - V_{\text{HYS}})$ . The output goes high when the sense voltage returns above the respective threshold $(V_{\text{ITP}})$ .
OUTB	6	1	INB– comparator open-drain output. OUTB is driven low when the voltage at this comparator exceeds $V_{\text{ITP}}$ . The output goes high when the sense voltage returns below the respective threshold ( $V_{\text{ITP}} - V_{\text{HYS}}$ ).
VDD	5	2	Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.


# **BLOCK DIAGRAM**








#### TYPICAL CHARACTERISTICS


At  $T_J = +25$ °C and  $V_{CC} = 5$  V, unless otherwise noted.
















(1) INA+ = negative spike below  $V_{ITN}$  and INB- = positive spike above  $V_{ITP}$ .





## TYPICAL CHARACTERISTICS (continued)


At  $T_J$  = +25°C and  $V_{CC}$  = 5 V, unless otherwise noted.


















# **TYPICAL CHARACTERISTICS (continued)**

At  $T_J$  = +25°C and  $V_{CC}$  = 5 V, unless otherwise noted.





Submit Documentation Feedback

Output B asserted

Output B not asserted



#### GENERAL DESCRIPTION

The TPS3700 combines two comparators for over- and undervoltage detection. The TPS3700 is a wide-supply voltage range (1.8 V to 18 V) device with a high-accuracy rising input threshold of 400 mV (1% over temperature) and built-in hysteresis. The outputs are also rated to 18 V and can sink up to 40 mA.

The TPS3700 is designed to assert the output signals, as shown in Table 1. Each input pin can be set to monitor any voltage above 0.4 V using an external resistor divider network. With the use of two input pins of different polarities, the TPS3700 forms a window comparator. Broad voltage thresholds can be supported that allow the device to be used in a wide array of applications.

 CONDITION
 OUTPUT
 STATUS

 INA+ >  $V_{ITP}$  OUTA high
 Output A not asserted

 INA+ <  $V_{ITN}$  OUTA low
 Output A asserted

Table 1. TPS3700 Truth Table

**OUTB** low

**OUTB** high

# INPUTS (INA+, INB-)

 $INB- > V_{ITP}$ 

 $INB- < V_{ITN}$ 

The TPS3700 combines two comparators. Each comparator has one external input (inverting and noninverting); the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to the reference voltage (400 mV). Both comparators also have a built-in falling hysteresis that makes the device immune to supply rail noise and ensures stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, it is good analog design practice to place a 1-nF to 10-nF bypass capacitor at the comparator input for extremely noisy applications in order to reduce sensitivity to transients and layout parasitics.

For comparator A, the corresponding output (OUTA) is driven to logic low when the input INA+ voltage drops below ( $V_{ITP} - V_{HYS}$ ). When the voltage exceeds  $V_{ITP}$ , the output (OUTA) goes to a high-impedance state; see Figure 2.

For comparator B, the corresponding output (OUTB) is driven to logic low when the voltage at input INB–exceeds  $V_{ITP}$ . When the voltage drops below  $V_{ITP} - V_{HYS}$  the output (OUTB) goes to a high-impedance state; see Figure 2. Together, these comparators form a window-detection function as discussed in the *Window Comparator* section.

#### **OUTPUTS (OUTA, OUTB)**

In a typical TPS3700 application, the outputs are connected to a reset or enable input of the processor [such as a digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or application-specific integrated circuit (ASIC)] or the outputs are connected to the enable input of a voltage regulator [such as a dc-dc or low-dropout regulator (LDO)].

The TPS3700 provides two open-drain outputs (OUTA and OUTB); pull-up resistors must be used to hold these lines high when the output goes to high impedance (not asserted). By connecting pull-up resistors to the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. The TPS3700 outputs can be pulled up to 18 V, independent of the device supply voltage. To ensure proper voltage levels, some thought should be given while choosing the pull-up resistor values. The pull-up resistor value is determined by  $V_{OL}$ , sink current capability, and output leakage current ( $I_{lkg(OD)}$ ). These values are specified in the Electrical Characteristics table. By using wired-AND logic, OUTA and OUTB can be merged into one logic signal.

Table 1 and the *Inputs* section describe how the outputs are asserted or de-asserted. Refer to Figure 2 for a timing diagram that describes the relationship between threshold voltages and the respective output.



#### **WINDOW COMPARATOR**

The inverting and noninverting configuration of the comparators forms a window-comparator detection circuit using a resistor divider network, as shown in Figure 17 and Figure 18. The input pins can monitor any system voltage above 400 mV with the use of a resistor divider network. INA+ and INB- monitor for undervoltage and overvoltage conditions, respectively.




Figure 17. Window Comparator Block Diagram




Figure 18. Window Comparator Timing Diagram

www.ti.com

The resistor divider values and target threshold voltage can be calculated by using Equation 1 through Equation 4:

$$R_{TOTAL} = R_1 + R_2 + R_3 \tag{1}$$

Choose R<sub>TOTAL</sub> such that current through the divider is approximately 100x higher than the input current at the INA+ and INB- pins. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. Refer to application note *Optimizing Resistor Dividers at a Comparator Input* (SLVA450) for details on sizing input resistors.

R<sub>3</sub> is determined by Equation 2:

$$R_3 = \frac{R_{TOTAL}}{V_{MON(OV)}} \times V_{ITP}$$

where:

 $V_{MON(OV)}$  is the target voltage at which an overvoltage condition is detected (2)

R<sub>2</sub> is determined by either Equation 3 or Equation 4:

$$R_2 = \left(\frac{R_{TOTAL}}{V_{MON} (no UV)} \times V_{ITP}\right) - R_3$$

where:

 $V_{MON(no\ UV)}$  is the target voltage at which an undervoltage condition is removed as  $V_{MON}$  rises (3)

$$R_2 = \left[ \frac{R_{\text{TOTAL}}}{V_{\text{MON(UV)}}} \times (V_{\text{ITP}} - V_{\text{HYS}}) \right] - R_3$$

where:

 $V_{MON(UV)}$  is the target voltage at which an undervoltage condition is detected (4)

For more application information on the TPS3700, refer to Figure 19 through Figure 22.

#### **IMMUNITY TO INPUT PIN VOLTAGE TRANSIENTS**

The TPS3700 is relatively immune to short voltage transient spikes on the input pins. Sensitivity to transients is dependent on both transient duration and amplitude; refer to the Typical Characteristics curve, *Minimum Pulse Width vs Threshold Overdrive Voltage* (Figure 8).






Figure 19. Interfacing to Voltages Other Than  $V_{\text{DD}}$ 





Figure 20. Monitoring the Same Voltage as  $V_{\text{DD}}$ 


Submit Documentation Feedback





NOTE: The inputs can monitor a voltage higher than  $V_{DD}$  (max) with the use of an external resistor divider network.

Figure 21. Monitoring a Voltage Other Than V<sub>DD</sub>



NOTE: In this case, OUTA is driven low when an undervoltage condition is detected at the 5-V rail and OUTB is driven low when an overvoltage condition is detected at the 12-V rail.


Figure 22. Monitoring Overvoltage for One Rail and Undervoltage for a Different Rail



# **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision B (April 2012) to Revision C	Page
•	Changed Packages Features bullet	1
•	Added SON-6 package option to Description section	1
•	Added DSE pin out graphic to front page	1
•	Added DSE package to Thermal Information table	2
•	Added DSE pin out graphic	5
С	Changes from Revision A (February 2012) to Revision B	Page
•	Moved to Production Data	1




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.



# DSE (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for solder mask tolerances.







3-Jul-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS3700DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXVQ	Samples
TPS3700DDCR2	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PB4Q	Samples
TPS3700DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXVQ	Samples
TPS3700DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BE	Samples
TPS3700DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

3-Jul-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jul-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3700DDCR	SOT	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3700DDCR2	SOT	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2
TPS3700DDCT	SOT	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3700DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS3700DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

www.ti.com 3-Jul-2013




\*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3700DDCR	SOT	DDC	6	3000	195.0	200.0	45.0
TPS3700DDCR2	SOT	DDC	6	3000	195.0	200.0	45.0
TPS3700DDCT	SOT	DDC	6	250	195.0	200.0	45.0
TPS3700DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS3700DSET	WSON	DSE	6	250	203.0	203.0	35.0

# DDC (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).



# DDC (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>