## Quad-Channel Digital Isolators, 5 kV ADuM2400/ADuM2401/ADuM2402

## FEATURES

## Low power operation <br> 5 V operation

1.0 mA per channel max @ 0 Mbps to 2 Mbps
3.5 mA per channel max @ 10 Mbps

31 mA per channel max @ 90 Mbps
3 V operation
0.7 mA per channel max @ 0 Mbps to 2 Mbps
2.1 mA per channel max @ 10 Mbps

20 mA per channel max @ 90 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: $105^{\circ} \mathrm{C}$
High data rate: dc to 90 Mbps (NRZ)
Precise timing characteristics
2 ns max pulse-width distortion
2 ns max channel-to-channel matching
High common-mode transient immunity: > 25 kV/ $\mu \mathrm{s}$
Output enable function
Wide body SOIC 16-lead package
Safety and regulatory approvals (pending)
UL recognition: $\mathbf{5 0 0 0}$ V rms for 1 minute per UL 1577
CSA component acceptance notice \#5A:
IEC 60950-1: 600 V rms (reinforced)
IEC 60601-1: 250 V rms (reinforced)
VDE certificate of conformity
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000
$\mathrm{V}_{\text {IORM }}=848 \mathrm{~V}$ peak

## APPLICATIONS

General-purpose, high voltage, multichannel isolation
Medical equipment
Motor drives
Power supplies

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM2400 Functional Block Diagram


Figure 2. ADuM2401 Functional Block Diagram


Figure 3. ADuM2402 Functional Block Diagram

## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329 .4700

Faw: 781.461 .3113 $\quad$ © 2005 Analog Devices, Inc. All rights res.com | red. |
| :--- |

## ADuM2400/ADuM2401/ADuM2402

## TABLE OF CONTENTS

$\qquad$
Applications ..... 1
General Description ..... 1
Functional Block Diagrams .....  1
Revision History ..... 2
Electrical Characteristics ..... 3
5 V Operation ..... 3
3 V Operation .....  6
Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation ..... 9
Package Characteristics ..... 13
Regulatory Information (Pending) ..... 13
Insulation and Safety-Related Specifications ..... 13
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics (Pending) ..... 14
Recommended Operating Conditions ..... 14
Absolute Maximum Ratings ..... 15
ESD Caution ..... 15
Pin Configurations and Pin Function Descriptions ..... 16
Typical Performance Characteristics. ..... 18
Application Information ..... 20
PC Board Layout ..... 20
Propagation Delay-Related Parameters. ..... 20
DC Correctness and Magnetic Field Immunity. ..... 20
Power Consumption ..... 21
Insulation Lifetime ..... 22
Outline Dimensions ..... 23
Ordering Guide ..... 23

## REVISION HISTORY

## 9/05—Revision 0: Initial Version

## ELECTRICAL CHARACTERISTICS

## 5 V OPERATION ${ }^{1}$

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All min/max specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI (0) |  | 0.50 | 0.53 | mA |  |
| Output Supply Current, per Channel, Quiescent | IdDo (e) |  | 0.19 | 0.21 | mA |  |
| ADuM2400, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ldD1}$ (Q) |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | ldD2 (Q) |  | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{IDD1}_{(10)}$ |  | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\operatorname{ldD2}$ (10) |  | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | ldD1 (90) |  | 76 | 100 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2 (90) |  | 21 | 25 | mA | 45 MHz logic signal freq. |
| ADuM2401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{IDD1}$ (0) |  |  | 2.4 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2 (Q) |  | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldD1 (10) |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (10) |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | ldD1 (90) |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2 (90) |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ or $V_{\text {DD2 } 2}$ Supply Current | ldD1 (Q), lDD2 (0) |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ or V $\mathrm{V}_{\text {D } 2}$ Supply Current | IDD1 (10), IDD2 (10) |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| VDD1 or VDD2 Supply Current | ldD1 (90), IDD2 (90) |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | Ia 1 , lib, I Ic, $\mathrm{I}_{\mathrm{ID}}, \mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{I B}, \mathrm{~V}_{I C}, \mathrm{~V}_{I D} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $V_{D D 2}, 0 \leq V_{E 1}, V_{E 2} \leq V_{D D 1}$ or $V_{D D 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}, \mathrm{V}_{\text {EH }}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL, }} \mathrm{V}_{\text {EL }}$ |  |  | 0.8 |  |  |
| Logic High Output Voltages | $V_{\text {оан }} \mathrm{V}_{\text {овн, }}$ <br> $\mathrm{V}_{\text {OCH }}, \mathrm{V}_{\text {OdH }}$ | $V_{D D 1} /$ <br> $V_{D D 2}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | VDD1/ $V_{D D 2}-0.4$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }} \mathrm{V}_{\text {ObL }}$ |  | 0.0 | 0.1 | V |  |
|  | Vocl, Vodl |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {lox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V |  |

## ADuM2400/ADuM2401/ADuM2402

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphL, tple | 50 | 65 | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|tpLH - tphL ${ }^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | TPSKCD/OD |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tplh | 20 | 32 | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
|  | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xCRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 18 | 27 | 32 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
|  | PWD |  | 0.5 | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 10 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskco |  |  | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPSKOD |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHz, }} \mathrm{tPLH}$ |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzH, tpzL |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|C M_{L}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI ( D $^{\text {l }}$ |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IdDo (D) |  | 0.15 |  | mA/Mbps |  |

## ADuM2400/ADuM2401/ADuM2402

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 x}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the Vox signal.
${ }^{6} \mathrm{t}_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CML is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## ADuM2400/ADuM2401/ADuM2402

## 3 V OPERATION ${ }^{1}$

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All min/max specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI (e) |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDO (0) |  | 0.11 | 0.14 | mA |  |
| ADuM2400, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (0) |  | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (0) |  | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{IDD1}_{(10)}$ |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (10) |  | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (90) |  | 42 | 65 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2 (90) |  | 11 | 15 | mA | 45 MHz logic signal freq. |
| ADuM2401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}$ (Q) |  | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2 (Q) |  | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (10) |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\operatorname{ldD2}$ (10) |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | IDD1 (90) |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (90) |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | lodi (Q), lod2 (o) |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\begin{array}{\|l} \operatorname{lod}(10), \\ \operatorname{lod2}(10) \end{array}$ |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD1 (90), IDD2 (90) |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{A A}, I_{i B}, I_{l}$, $\mathrm{I}_{\mathrm{ID}}, \mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{I C}, \mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DDI}}$ or $\mathrm{V}_{\mathrm{DD} 2}, 0 \leq \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH, }} \mathrm{V}_{\text {EH }}$ | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {LI, }} \mathrm{V}_{\text {EL }}$ |  |  | 0.4 |  |  |
| Logic High Output Voltages | Voah, $\mathrm{V}_{\text {obh, }}$ <br> Vосн, $\mathrm{V}_{\text {od }}$ | $\mathrm{V}_{\mathrm{DDI}} /$ $V_{D D 2}-0.1$ | 3.0 |  | V | $\mathrm{I}_{0 \mathrm{x}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | VDD1 $V_{D D 2}-0.4$ | 2.8 |  | V | $\mathrm{lox}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $V_{\text {OAL }} \mathrm{V}_{\text {ObL, }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{l}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\mathrm{lxL}}$ |
|  | Vocl, VodL |  | 0.04 | 0.1 | V | $\mathrm{logx}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\text {Ix }}$ |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }}$ tPLH | 50 | 75 | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 p F, C M O S$ signal levels |
| Propagation Delay ${ }^{5}$ | tPHL, tPLH | 20 | 38 | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tpLH - tphL ${ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskco |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPSKod |  |  | 6 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| ADuM240xCRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 | 34 | 45 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|ttplu $-\left.\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  | 0.5 | 2 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 3 |  | ps/ ${ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 16 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 2 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 5 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHz, }} \mathrm{t}_{\text {PLH }}$ |  | 6 | 8 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzh, tpzL |  | 6 | 8 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2,}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|C M_{L}\right\|$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | ldDi (D) |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDO (D) |  | 0.03 |  | mA/Mbps |  |

## ADuM2400/ADuM2401/ADuM2402

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{I x}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{6} \mathrm{t}_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CM L is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## MIXED 5 V/3 V OR 3 V/5 V OPERATION ${ }^{1}$

$5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All min $/ \mathrm{max}$ specifications apply over the entire recommended operation range, unless otherwise noted.

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 3.


## ADuM2400/ADuM2401/ADuM2402

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| V VDI Supply Current | $\mathrm{lDD1}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ILD1}_{(10)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | $\operatorname{ldD2~(10)~}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldD1 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | IDD2 (90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{A}}, \mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{I}}$, $\mathrm{IID}_{\mathrm{D}}, \mathrm{IE}_{\mathrm{E} 1} \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq V_{I A,}, V_{1 B}, V_{1 C,} V_{I D} \leq V_{D D 1} \text { or } V_{D D 2,} \\ & 0 \leq V_{E 1}, V_{E 2} \leq V_{D D 1} \text { or } V_{D D 2} \end{aligned}$ |
| Logic High Input Threshold $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation | $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{E H}$ |  |  |  |  |  |
|  |  | 2.0 |  |  | V |  |
|  |  | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL, }} \mathrm{V}_{\text {EL }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  |  | 0.8 | V |  |
|  |  |  |  | 0.4 | V |  |
| Logic High Output Voltages | Vоан, Vовн, Vосн, $\mathrm{V}_{\text {одн }}$ | VDD1/ $V_{D D 2}-0.1$ | $\mathrm{V}_{\mathrm{DD1}} / \mathrm{V}_{\mathrm{DD} 2}$ |  | V | $\mathrm{lox}^{\text {a }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IXH }}$ |
|  |  | $V_{D D 1} /$ $V_{D D 2}-0.4$ | $\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}-0.2$ |  | V | $\mathrm{lox}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl, }}$ |  | 0.0 | 0.1 | V | $\mathrm{loxx}^{\text {a }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {l }}=\mathrm{V}_{\text {Ix }}$ |
|  | VoCL, VodL |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphL, tPLH | 50 | 70 | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {SK }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPskciood |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tPLH | 15 | 35 | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, $\mid$ tplh $-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | t PSkco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xCRWZ |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 20 | 30 | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|tith - tpHL ${ }^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 14 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | t PSkco |  |  | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | tphz, tple |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | t ${ }_{\text {PzH, }}$ t ${ }_{\text {PzL }}$ |  | 6 | 8 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{L}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V} \mathrm{VM}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI( $\mathrm{D}^{\text {) }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI (D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/Mbps |  |

## ADuM2400/ADuM2401/ADuM2402

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $\mathrm{IDD1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
${ }^{5} t_{\text {PнL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{0 \times}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $V_{0 \times}$ signal.
${ }^{6}$ tpsk is the magnitude of the worst-case difference in tpHL or tpLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD2}}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input-Output) ${ }^{1}$ | $\mathrm{R}_{1-\mathrm{o}}$ | $10^{12}$ | $\Omega$ |  |  |
| Capacitance (Input-Output) $^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ | 2.2 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |
| Input Capacitance $^{2}$ | $\mathrm{C}_{\mathrm{l}}$ | 4.0 | pF |  |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{jci}}$ | 33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at |  |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\mathrm{jco}}$ | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | center of package underside |  |

${ }^{1}$ Device considered a 2-terminal device: Pins $1,2,3,4,5,6,7$, and 8 shorted together and Pins $9,10,11,12,13,14,15$, and 16 shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION (PENDING)

Table 5.

| UL$^{1}$ | CSA | VDE $^{2}$ |
| :--- | :--- | :--- |
| Recognized under 1577 component <br> recognition program |  |  |
| 5000 V rms isolation voltage | Approved under CSA Component | Certified according to DIN EN 60747-5-2 |
|  | Acceptance Notice \#5A | (VDE 0884 Part 2): 2003-01² |
|  | Reinforced insulation per CSA 60950-1-03 | Basic insulation, 848 V peak |
|  | and IEC 60950-1,600 V rms (848 V peak) |  |
|  | maximum working voltage | Complies with DIN EN 60747-5-2 (VDE 0884 Part 2): |
|  | Approved per IEC 60601-1 | 2003-01, DIN EN 60950 (VDE 0805): 2001-12; |
|  |  | EN 60950: 2000 |
|  | Reinforced insulation, 250 V rms maximum | Reinforced insulation, 560 V peak |
|  | working voltage |  |

${ }^{1}$ In accordance with UL1577, each ADuM240x is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADuM240x is proof tested by applying an insulation test voltage $\geq 1590 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 7000 | V rms | 1-minute duration. |
| Minimum External Air Gap (Clearance) | L(IO2) | 8.10 mm | mm | Measured from input terminals to output terminals, <br> shortest distance through air. <br> Measured from input terminals to output terminals, <br> shortest distance path along body. |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Insulation distance through insulation. |
| Minimum Internal Gap (Internal Clearance) <br> Tracking Resistance (Comparative Tracking Index) | CTI | $>175$ | V IEC 112/VDE 0303 Part 1. |  |
| Isolation Group | Illa | Daterial Group (DIN VDE 0110, 1/89, Table 1). |  |  |

## ADuM2400/ADuM2401/ADuM2402

## DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS (PENDING)

Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110 <br> For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms <br> For Rated Mains Voltage $\leq 450 \mathrm{~V}$ rms <br> For Rated Mains Voltage $\leq 600 \mathrm{~V}$ rms |  | $\begin{aligned} & \text { I-IV } \\ & \text { I-II } \\ & \text { I-II } \end{aligned}$ |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm | 848 | $V$ peak |
| Input to Output Test Voltage, Method b1 <br> $V_{\text {IORM }} \times 1.875=$ V $_{\text {PR, }}$, $100 \%$ Production Test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1590 | $\checkmark$ peak |
| Input to Output Test Voltage, Method a <br> After Environmental Tests Subgroup 1 <br> $\mathrm{V}_{\text {Iorm }} \times 1.6=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{p} \mathrm{C}$ <br> After Input and/or Safety Test Subgroup 2/3 <br> $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{p} \mathrm{C}$ | $V_{\text {PR }}$ | $\begin{aligned} & 1357 \\ & 1018 \end{aligned}$ | V peak <br> V peak |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $\mathrm{V}_{\text {TR }}$ | 6000 | $\checkmark$ peak |
| Safety-Limiting Values (Maximum value allowed in the event of a failure, also see Figure 4) <br> Case Temperature <br> Side 1 Current <br> Side 2 Current | $\begin{aligned} & \mathrm{T}_{\mathrm{s}} \\ & \mathrm{I}_{\mathrm{s} 1} \\ & \mathrm{I}_{\mathrm{s} 2} \end{aligned}$ | $\begin{aligned} & 150 \\ & 265 \\ & 335 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ mA mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

These isolators are suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.
" $*$ " marking on packages denotes DIN EN 60747-5-2 approval for 846 V peak working voltage.


Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

## RECOMMENDED OPERATING CONDITIONS

Table 8.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 9.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {st }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | TA | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | -0.5 | 7.0 | V |
| Input Voltage ${ }^{1,2}$ | $\mathrm{V}_{\text {IA }}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{1 C}, \mathrm{~V}_{\text {ID }}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$ | -0.5 | $V_{\text {DDI }}+0.5$ | V |
| Output Voltage ${ }^{1,2}$ | $V_{\text {OA, }}, V_{\text {Ob, }}, V_{\text {Oc, }} V_{\text {Od }}$ | -0.5 | $V_{\text {DDO }}+0.5$ | V |
| Average Output Current, Per Pin ${ }^{3}$ |  |  |  |  |
| Side 1 | lo1 | -18 | 18 | mA |
| Side 2 | lo2 | -22 | 22 | mA |
| Common-Mode Transients ${ }^{4}$ |  | -100 | +100 | kV/ $\mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.
${ }^{3}$ See Figure 4 for maximum rated current values for various temperatures.
${ }^{4}$ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Ambient temperature = $25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 10. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage, Bipolar Waveform | 565 | $\mathrm{~V}_{\mathrm{PK}}$ | 50-year minimum lifetime |
| AC Voltage, Unipolar Waveform | 848 | $\mathrm{~V}_{\mathrm{PK}}$ | Maximum CSA/VDE approved working voltage |
| DC Voltage | 848 | V | Maximum CSA/VDE approved working voltage |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 11. Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IX }}$ Input ${ }^{1}$ | $\mathrm{V}_{\text {Ex }}$ Input | $\mathrm{V}_{\text {DDI }}$ State ${ }^{1}$ | V ${ }_{\text {doo }}$ State ${ }^{1}$ | Vox Output ${ }^{1}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H or NC | Powered | Powered | H |  |
| L | H or NC | Powered | Powered | L |  |
| X | L | Powered | Powered | Z |  |
| X | H or NC | Unpowered | Powered | H | Outputs returns to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. |
| X | L | Unpowered | Powered | Z |  |
| X | X | Powered | Unpowered | Indeterminate | Outputs returns to input state within $1 \mu \mathrm{~S}$ of $\mathrm{V}_{\text {DDO }}$ power restoration if $V_{\text {Ex }}$ state is H or NC. Outputs returns to high impedance state within 8 ns of $\mathrm{V}_{\mathrm{DDO}}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is L . |

[^1]
## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance

## ADuM2400/ADuM2401/ADuM2402

## PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS



Figure 5. ADuM2400 Pin Configuration


Figure 6. ADuM2401 Pin Configuration


Figure 7. ADuM2402 Pin Configuration

* Pin 2 and Pin 8 are internally connected. Connecting both to $\mathrm{GND}_{1}$ is recommended. Pin 9 and Pin 15 are internally connected. Connecting both to $\mathrm{GND}_{2}$ is recommended. Output enable Pin 10 on the ADuM2400 may be left disconnected if outputs are always enabled. Output enable Pin 7 and Pin 10 on the ADuM2401/ADuM2402 may be left disconnected if outputs are always enabled. In noisy environments, connecting Pin 7 (for ADuM2401 and ADuM2402) and Pin 10 (for all models) to an external logic high or low is recommended.

Table 12. ADuM2400 Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $\mathrm{V}_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | VID | Logic Input D. |
| 7 | NC | No Connect. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. VoA, $\mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\mathrm{OC}}$, and $\mathrm{V}_{\mathrm{OD}}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected. $V_{O A}, V_{O B}, V_{O C}$, and $V_{O D}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | Vod | Logic Output D. |
| 12 | Voc | Logic Output C. |
| 13 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 14 | VoA | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

Table 13. ADuM2401 Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V_{\text {OD }}$ | Logic Output D. |
| 7 | $V_{E 1}$ | Output enable 1. Active high logic input. Vod output is enabled when $\mathrm{V}_{\mathrm{E} 1}$ is high or disconnected. $V_{O D}$ is disabled when $V_{E 1}$ is low. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. VOA, $V_{\text {OB, }}$ and $V_{\text {OC }}$ outputs are enabled when $V_{E 2}$ is high or disconnected. $\mathrm{V}_{\text {OA }}, \mathrm{V}_{\text {OB, }}$, and $\mathrm{V}_{\text {OC }}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | $V_{\text {ID }}$ | Logic Input D. |
| 12 | Voc | Logic Output C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | $\mathrm{V}_{\text {OA }}$ | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |

Table 14. ADuM2402 Pin Function Descriptions

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | VD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | $V_{\text {OD }}$ | Logic Output D. |
| 7 | $\mathrm{V}_{\mathrm{E} 1}$ | Output Enable 1. Active high logic input. Voc and $\mathrm{V}_{\text {od }}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 1}$ is high or disconnected. Voc and $V_{\text {od }}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 1}$ is low. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. VOA and $\mathrm{V}_{\text {ob }}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected. $V_{O A}$ and $V_{O B}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | $V_{\text {ID }}$ | Logic Input D. |
| 12 | VIC | Logic Input C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | VoA | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2, 2.7V to 5.5V. |

## ADuM2400/ADuM2401/ADuM2402

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 9. Typical Output Supply Current per Channel vs Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation ( 15 pF Output Load)


Figure 11. Typical ADuM2400 VDD Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 12. Typical ADuM2400 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 13. Typical ADuM2401 VDD1 Supply Current vs Data Rate for 5 V and 3 V Operation


Figure 14. Typical ADuM2401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 15. Typical ADuM2402 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 16. Propagation Delay vs. Temperature, C Grade

## ADuM2400/ADuM2401/ADuM2402

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM240x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{D D 1}$ and between Pin 15 and Pin 16 for $V_{\text {DD2 }}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side are connected close to the package.


Figure 17. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to logic high.


Figure 18. Propagation Delay Parameters
Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM240x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM240x components operated under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately $5 \mu \mathrm{~s}$, the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 11) by the watchdog timer circuit.

The limitation on the ADuM240x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is large enough to either falsely set or reset the decoder. The analysis below defines the conditions under which this may occur. The 3 V operating condition of the ADuM240x is examined as it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
\mathrm{V}=(-\mathrm{d} \beta / \mathrm{dt}) \Sigma \Pi \mathrm{r}_{\mathrm{n}}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil $(\mathrm{cm})$.
Given the geometry of the receiving coil in the ADuM240x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.


Figure 19. Maximum Allowable External Magnetic Flux Density

## ADuM2400/ADuM2401/ADuM2402

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM240x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM240x is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM240x to affect the component's operation.


Figure 20. Maximum Allowable Current for Various Current-to-ADuM240x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM240x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by:

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I}(D) \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{DDO}}=\mathrm{I}_{\mathrm{DDO}(\mathrm{Q})}^{\mathrm{f}} \leq 0.5 \mathrm{f}_{\mathrm{r}} \\
& \mathrm{I}_{\mathrm{DDO}}=\left(\mathrm{I}_{\mathrm{DDO}(\mathrm{D})}+\left(0.5 \times 10^{-3} \times \mathrm{C}_{\mathrm{L}} \mathrm{~V}_{\mathrm{DDO}}\right) \times\left(2 \mathrm{f}-\mathrm{f}_{\mathrm{r}}\right)+\mathrm{I}_{\mathrm{DDO}}(\mathrm{Q})\right. \\
& \quad f>0.5 f_{r}
\end{aligned}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage (V).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q),} I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 14 provide total IDD1 and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

## ADuM2400/ADuM2401/ADuM2402

## INSULATION LIFETIME

All insulation structures, subjected to sufficient time and/or voltage, are vulnerable to breakdown. In addition to the testing performed by the regulatory agencies, ADI has carried out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM240x.

These tests subjected populations of devices to continuous cross-isolation voltages. To accelerate the occurrence of failures, the selected test voltages were values exceeding those of normal use. The time to failure values of these units were recorded and used to calculate acceleration factors. These factors were then used to calculate the time to failure under normal operating conditions. The values shown in Table 10 are the lesser of the following two values:

- The value that ensures at least a 50 -year lifetime of continuous use.
- The maximum CSA/VDE approved working voltage.

It should also be noted that the lifetime of the ADuM240x varies according to the waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure is stressed differently depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate the different isolation voltage waveforms.


Figure 21. Bipolar AC Waveform
Rated Peak Voltage


Figure 22. Unipolar AC Waveform
Rated Peak Voltage


Figure 23. DC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 24. 16-Lead Standard Small Outline Package [SOIC] Wide Body (RW-16)
Dimension shown in millimeters and (inches)

## ORDERING GUIDE

| Model | Number of Inputs, $V_{\text {DD1 }}$ Side | Number of Inputs, $V_{\text {DD2 }}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum <br> Pulse-Width <br> Distortion (ns) | Temperature Range | Package Option ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM2400ARWZ ${ }^{2,3}$ | 4 | 0 | 1 | 100 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2400BRWZ ${ }^{2,3}$ | 4 | 0 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2400CRWZ ${ }^{2,3}$ | 4 | 0 | 90 | 32 | 2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2401ARWZ ${ }^{2,3}$ | 3 | 1 | 1 | 100 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2401BRWZ ${ }^{2,3}$ | 3 | 1 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2401CRWZ ${ }^{2,3}$ | 3 | 1 | 90 | 32 | 2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2402ARWZ ${ }^{2,3}$ | 2 | 2 | 1 | 100 | 40 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2402BRWZ ${ }^{2,3}$ | 2 | 2 | 10 | 50 | 3 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |
| ADuM2402CRWZ ${ }^{2,3}$ | 2 | 2 | 90 | 32 | 2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | RW-16 |

[^2]
[^0]:    ${ }^{1}$ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

[^1]:    ${ }^{1} V_{I x}$ and $V_{\text {ox }}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ). $V_{E x}$ refers to the output enable signal on the same side as the $V_{\text {ox }}$ outputs. VDDI and $V_{D D O}$ refer to the supply voltages on the input and output sides of the given channel, respectively.

[^2]:    ${ }^{1}$ RW-16 $=16$-lead wide body SOIC.
    ${ }^{2}$ Tape and reel is available. The addition of an -RL suffix designates a 13 " ( 1,000 units) tape and reel option.
    ${ }^{3} \mathrm{Z}=\mathrm{Pb}$-free part.

