





Tools &

保护和诊断特性

- 过流保护 (OCP)

- 过热关断 (OTS)

- 故障情况指示位

办公自动化设备

工厂自动化

机器人技术

纺织机器

应用范围

•

.

- 欠压闭锁 (UVLO)

- 单独的故障情况指示位

Software



ZHCSB92D - JUNE 2013-REVISED JANUARY 2014

DRV8711

www.ti.com.cn

# 步进电机控制器集成电路 (IC)

## 特性

- 脉宽调制 (PWM) 微步进电机驱动器
  - 内置 1/256 步长微步进分度器
  - 驱动外部 N 通道金属氧化物半导体场效应晶体 管 (MOSFET)
  - 可选 STEP/DIR 引脚
  - 用于直流电机控制的可选脉宽调制 (PWM) 控制 接口
- 灵活的衰减模式,其中包括自动混合衰减模式
- 具有可选反电势 (BEMF) 输出的停止转动检测
- 高度可配置 SPI 串行接口
- 内部基准和扭矩数模转换器 (DAC)
  - 8V 至 52V 运行电源电压范围
- 可扩展输出电流
- 耐热增强型表面贴装封装
- 能够处理 10mA 负载的 5V 稳压器

### 说明

DRV8711 是一款步进式电机控制器,此控制器使用外部 N 通道 MOSFET 来驱动一个双极步进式电机或两个有刷 直流电机。 集成了一个微步进分度器,此分度器能够支持全步长至 1/256 步长的步进模式。

通过使用自适应消隐时间和包括自动混合衰减模式在内的多种不同的电流衰减模式,可实现非常平滑的运动系统配 置。 电机停止转动由一个可选反电势 (EMF) 输出报告。

一个简单的步进/方向或脉宽调制 (PWM) 接口可轻松连接至控制器电路。一个 SPI 串行接口被用来设定器件运 行。 输出电流(扭矩)、步进模式、衰减模式和停止转动检测功能都可通过 SPI 串行接口进行编程。

内部关断功能支持过流保护、短路保护、欠压闭锁以及过温保护。通过一个 FAULTn 引脚来表明故障情况,并且 每个故障情况通过 SPI, 由一个专用位进行报告。

DRV8711 采用 PowerPAD™ 38 引脚带有散热垫的散热薄型小外形尺寸 (HTSSOP) 封装(环保型: 符合 RoHS 标 准并且无铅/溴)。

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C		Reel of 2000	DRV8711DCPR	DRV8711
-40°C 10 85°C	PowerPAD™ (HTSSOP) – PWP	Tube of 40	DRV8711DCP	DRV0711

#### **ORDERING INFORMATION**<sup>(1)</sup>

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

(2)Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

www.ti.com.cn

### ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

FUNCTIONAL BLOCK DIAGRAM





#### ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

TERMINAL FUNCTIONS						
NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS		
	1	1	POWER A	ND GROUND		
GND	5, 29, 38, PPAD	-	Device ground	All pins must be connected to ground		
VM	4	-	Bridge A power supply	Connect to motor supply voltage. Bypass to GND with a 0.01- $\mu$ F ceramic capacitor plus a 100- $\mu$ F electrolytic capacitor.		
VINT	7	-	Internal logic supply voltage	Logic supply voltage. Bypass to GND with a 1-µF 6.3-V X7R ceramic capacitor.		
V5	6	0	5-V regulator output	5-V linear regulator output. Bypass to GND with a 0.1- $\mu F$ 10-V X7R ceramic capacitor.		
CP1	1	10	Charge pump flying capacitor	Connect a 0.1-µF X7R capacitor between CP1 and CP2. Voltage		
CP2	2	IO	Charge pump flying capacitor	rating must be greater than applied VM voltage.		
VCP	3	IO	High-side gate drive voltage	Connect a 1-µF 16-V X7R ceramic capacitor to VM		
CONTROL						
SLEEPn	8	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode		
STEP/AIN1	10	I	Step input/Bridge A IN1	Indexer mode: Rising edge causes the indexer to move one step. External PWM mode: controls bridge A OUT1 Internal pulldown.		
DIR/AIN2	11	I	Direction input/Bridge A IN2	Indexer mode: Level sets the direction of stepping. External PWM mode: controls bridge A OUT2 Internal pulldown.		
BIN1	12	I	Bridge B IN1	Indexer mode: No function External PWM mode: controls bridge B OUT1 Internal pulldown.		
BIN2	13	I	Bridge B IN2	Indexer mode: No function External PWM mode: controls bridge B OUT2 Internal pulldown.		
RESET	9	I	Reset input	Active-high reset input initializes all internal logic and disables the H- bridge outputs. Internal pulldown.		
			SERIAL I	NTERFACE		
SCS	16	I	Serial chip select input	Active high to enable serial data transfer. Internal pulldown.		
SCLK	14	I	Serial clock input	Rising edge clocks data into part for write operations. Falling edge clocks data out of part for read operations. Internal pulldown.		
SDATI	15	I	Serial data input	Serial data input from controller. Internal pulldown.		
SDATO	17	0	Serial data output	Serial data output to controller. Open-drain output requires external pull-up.		
			ST	ATUS		
STALLn/ BEMFVn	19	OD	Stall/Back EMF valid	Internal stall detect mode: logic low when motor stall detected. External stall detect mode: Active low when valid back EMF measurement is ready. Open-drain output requires external pullup.		
FAULTn	18	OD	Fault	Logic low when in fault condition. Open-drain output requires external pullup. Faults: OCP, PDF, OTS, UVLO		
BEMF	20	0	Back EMF	Analog output voltage represents motor back EMF. Place a 1-nF low- leakage capacitor to ground on this pin.		
	<u>.</u>		OU <sup>.</sup>	IPUTS		
A1HS	36	0	Bridge A out 1 HS gate	Connect to gate of HS FET for bridge A out 1		
AOUT1	37	I	Bridge A output 1	Connect to output node of external FETs of bridge A out 1		
A1LS	35	0	Bridge A out 1 LS gate	Connect to gate of LS FET for bridge A out 1		
A2HS	31	0	Bridge A out 2 HS gate	Connect to gate of HS FET for bridge A out 2		
AOUT2	30	I	Bridge A output 2	Connect to output node of external FETs of bridge A out 2		
A2LS	32	0	Bridge A out 2 LS gate	Connect to gate of LS FET for bridge A out 2		
AISENP	34	I	Bridge A Isense + in	Connect to current sense resistor for bridge A		
AISENN	33	I	Bridge A Isense - in	Connect to ground at current sense resistor for bridge A		
B1HS	27	0	Bridge B out 1 HS gate	Connect to gate of HS FET for bridge B out 1		
	-1	1		- · ·		

(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output

ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

INSTRUMENTS

Texas

www.ti.com.cn


## **TERMINAL FUNCTIONS (continued)**

NAME	NAME NO. I/O <sup>(1)</sup> DESCRIPTION		DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS	
BOUT1	28	I	Bridge B output 1	Connect to output node of external FETs of bridge B out 1	
B1LS	26	0	Bridge B out 1 LS gate Connect to gate of LS FET for bridge B out 1		
B2HS	22	0	Bridge B out 2 HS gate	Connect to gate of HS FET for bridge B out 2	
BOUT2	21	I	Bridge B output 2	Connect to output node of external FETs of bridge B out 2	
B2LS	23	0	Bridge B out 2 LS gate	Connect to gate of LS FET for bridge B out 2	
BISENP	25	I	Bridge B Isense + in Connect to current sense resistor for bridge B		
BISENN	24	I	Bridge B Isense - in	Connect to ground at current sense resistor for bridge B	

### **CRITICAL COMPONENTS**

PIN	NAME	COMPONENT
4	VM	100-µF electrolytic rated for VM voltage to GND 0.01-µF ceramic rated for VM voltage to GND
3	VCP	1-µF ceramic X7R rated 16 V to VCP
1, 2	CP1, CP2	0.1-µF rated for VM + 12 V between these pins
6	V5	0.1-µF ceramic X7R rated 6.3 V to GND
7	VINT	1-µF ceramic X7R rated 6.3 V to GND
17	SDATO	Requires external pullup to logic supply
18	FAULTn	Requires external pullup to logic supply
19	STALLn/BEMFVn	Requires external pullup to logic supply
20	BEMF	1-nF low-leakage capacitor to GND

### DCP (HTSSOP) PACKAGE





ZHCSB92D - JUNE 2013-REVISED JANUARY 2014

www.ti.com.cn

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

over operating free-air temperature range (unless otherwise noted)

	DRV8711	UNIT
Power supply voltage range	-0.6 to 60	V
Charge pump voltage range (CP1, CP2, VCP)	-0.6 to VM + 12	V
5V regulator voltage (V5)	-0.6 to 5.5	V
Internal regulator voltage (VINT)	-0.6 to 2.0	V
Digital pin voltage range (SLEEPn, RESET, STEP/AIN1, DIR/AIN2, BIN1, BIN2, SCS, SCLK, SDATI, SDATO, FAULTn, STALLn/BEMFVn)	-0.6 to 5.5	V
High-side gate drive pin voltage range (A1HS, A2HS, B1HS, B2HS)	-0.6 to VM + 12	V
Low-side gate drive pin voltage range (A1LS, A2LS, B1LS, B2LS)	-0.6 to 12	V
Phase node pin voltage range (AOUT1, AOUT2, BOUT1, BOUT2)	-0.6 to VM	V
ISENSEx pin voltage (AISENP, AISENN, BISENP, BISENN)	-0.7 to +0.7	V
BEMF pin voltage range (BEMF)	-0.6 to VM	V
Operating virtual junction temperature range, T <sub>J</sub>	-40 to 150	°C
Storage temperature range, T <sub>stg</sub>	-60 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Power dissipation and thermal limits must be observed.

## THERMAL INFORMATION

		DRV8711	
	THERMAL METRIC <sup>(1)</sup>	DCP	UNITS
		38 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	32.7	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	17.2	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	14.3	8CAN
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	0.5	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	14.1	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	0.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>M</sub>	Motor power supply voltage range	8	52	V
I <sub>VS</sub>	V5 external load current	0	10	mA
T <sub>A</sub>	Operating ambient temperature range	-40	85	°C

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014



www.ti.com.cn

## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power	Supplies		_			
I <sub>VM</sub>	$V_{M}$ operating supply current	V <sub>M</sub> = 24 V		17	20	mA
VMQ	$V_M$ sleep mode supply current	$V_M = 24 V$ , SLEEPn = 0		65	98	μA
V <sub>UVLO</sub>	V <sub>M</sub> undervoltage lockout voltage	V <sub>M</sub> rising		7.1	8	V
VUVLO	VM undervoltage lockout voltage	V <sub>M</sub> falling		6.3		v
Interna	I Linear Regulators					
V <sub>5</sub>	V5 output voltage	$V_M \ge 12 \text{ V}, \text{ I}_{OUT} = 1 \text{ mA} - 10 \text{ mA}$	4.8	5	5.2	V
V <sub>INT</sub>	VINT voltage	No external load – reference only	1.7	1.8	1.9	V
Logic-L	evel Inputs		_			
V <sub>IL</sub>	Input low voltage				0.8	V
V <sub>IH</sub>	Input high voltage		1.5			V
V <sub>HYS</sub>	Input hysteresis voltage			300		mV
IIL	Input low current	$V_{IN} = 0 V$	-5		5	μA
I <sub>IH</sub>	Input high current	$V_{IN} = 5 V$	30	50	70	μA
SDATA	O, STALLn, FAULTn OUTPUTS (Open	-Drain Outputs)				
V <sub>OL</sub>	Output low voltage	$I_0 = 5 \text{ mA}$			0.5	V
I <sub>OH</sub>	Output high leakage current	V <sub>O</sub> = 3.3 V			1	μA
MOSFE	T Drivers					
V <sub>OUTH</sub>	High-side gate drive output voltage	$V_{M} = 24 V, I_{O} = 100 \mu A$		VM+10		V
V <sub>OUTL</sub>	Low-side gate drive output voltage	$V_{M} = 24 V, I_{O} = 100 \mu A$		10		V
	Output dead time digital delay (dead time is enforced in analog circuits)	DTIME = 00		400		
		DTIME = 01		450		ne
t <sub>DEAD</sub>		DTIME = 10		650		ns
		DTIME = 11		850		
		IDRIVEP = 00		50		
	Peak output current gate drive	IDRIVEP = 01		100		m۸
I <sub>OUTH</sub>	(source)	IDRIVEP = 10		150		mA
		IDRIVEP = 11		200		
		IDRIVEN = 00		100		
		IDRIVEN = 01		150		
I <sub>OUTI</sub>	Peak output current gate drive (sink)	IDRIVEN = 10		200		mA
		IDRIVEN = 11		400		
		TDRIVEP = 00		250		
	Deels essent drive time (essence)	TDRIVEP = 01		500		
t <sub>DRIVE</sub>	Peak current drive time (source)	TDRIVEP = 10		1000		ns
		TDRIVEP = 11		2000		
		TDRIVEN = 00		250		
		TDRIVEN = 01		500		
t <sub>DRIVE</sub>	Peak current drive time (sink)	TDRIVEN = 10		1000		ns
		TDRIVEN = 11		2000		
Motor [	Driver					
t <sub>OFF</sub>	PWM off time adjustment range	Set by TOFF register	0.5		128	μs
t <sub>BLANK</sub>	Current sense blanking time	Set by TBLANK register	0.5		5.12	μs



ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

www.ti.com.cn

## ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Protec	tion Circuits		U			
		OCPTH = 00	160	250	320	
	Overcurrent protection trip level	OCPTH = 01	380	500	580	
V <sub>OCP</sub>	(Voltage drop across external FET)	OCPTH = 10	620	750	850	mV
		OCPTH = 11	840	1000	1200	1
t <sub>TSD</sub>	Thermal shutdown temperature <sup>(1)</sup>	Die temperature	150	160	180	°C
t <sub>HYS</sub>	Thermal shutdown hysteresis			20		°C
Curren	t Sense Amplifiers					
A <sub>V</sub>	Gain	ISGAIN = 00		5		V/V
		ISGAIN = 01		10		
		ISGAIN = 10		20		
		ISGAIN = 11		40		
		ISGAIN = 00, ΔVIN = 400 mV		150		
		ISGAIN = 01, ΔVIN = 200 mV		300		ns
t <sub>SET</sub>	Settling time (to ±1%)	ISGAIN = 10, ΔVIN = 100 mV		600		I
		ISGAIN = 11, $\Delta$ VIN = 50 mV		1.2		μs
VOFS	Offset voltage	ISGAIN = 00, input shorted			4	mV
V <sub>IN</sub>	Input differential voltage range		-600		600	mV
Curren	t Control DACs		L.			
	Resolution			256		steps
	Full-scale step response	10% to 90%			5	μs
V <sub>REF</sub>	Full-scale (reference) voltage		2.50	2.75	3	V

(1) Not tested in production - guaranteed by design.

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014


TEXAS INSTRUMENTS

www.ti.com.cn

## SPI INTERFACE TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

No.	PARAMETER	CONDITIONS	MIN	MAX	UNIT
1	t <sub>CYC</sub>	Clock cycle time	250		ns
2	t <sub>CLKH</sub>	Clock high time	25		ns
3	t <sub>CLKL</sub>	Clock low time	25		ns
4	t <sub>SU(SDATI)</sub>	Setup time, SDATI to SCLK	5		ns
5	t <sub>H(SDATI)</sub>	Hold time, SDATI to SCLK	1		ns
6	t <sub>SU(SCS)</sub>	Setup time, SCS to SCLK	5		ns
7	t <sub>H(SCS)</sub>	Hold time, SCS to SCLK	1		ns
8	t <sub>L(SCS)</sub>	Inactive time, SCS (between writes)	100		ns
9	t <sub>D(SDATO)</sub>	Delay time, SCLK to SDATO (during read)		10	ns
	t <sub>SLEEP</sub>	Wake time (SLEEPn inactive to high-side gate drive enabled)		1	ms
	t <sub>RESET</sub>	Delay from power-up or RESETn high until serial interface functional		10	μs






ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

www.ti.com.cn

## **INDEXER TIMING REQUIREMENTS**

over operating free-air temperature range (unless otherwise noted)

No.	PARAMETER	CONDITIONS	MIN	MAX	UNIT
1	f <sub>STEP</sub>	Step frequency		250	kHz
2	t <sub>WH(STEP)</sub>	Pulse duration, STEP high	1.9		μs
3	t <sub>WL(STEP)</sub>	Pulse duration, STEP low	1.9		μs
4	t <sub>SU(STEP)</sub>	Setup time, command to STEP rising	200		ns
5	t <sub>H(STEP)</sub>	Hold time, command to STEP rising	200		ns





## FUNCTIONAL DESCRIPTION

### **PWM Motor Drivers**

The DRV8711 contains two H-bridge motor pre-drivers with current-control PWM circuitry.

More detailed descriptions of the sub-blocks are described in the following sections.

### **Direct PWM Input Mode**

Direct PWM mode is selected by setting the PWMMODE bit in the OFF register. In direct PWM input mode, the AIN1, AIN2, BIN1, and BIN2 directly control the state of the output drivers. This allows for driving up to two brushed DC motors. The logic is shown below:

			•	•
xIN1	xIN2	xOUT1	xOUT2	OPERATION
0	0	Z	Z	Asynchronous Fast Decay
0	1	L	Н	Reverse Drive
1	0	Н	L	Forward Drive
1	1	L	L	Slow Decay

Table 1. Direct PWM Input Mode Logic

Note that if mixed or auto mixed decay modes are used, they will apply to every cycle, since current change information is not available.

In direct PWM mode, the current control circuitry is still active. The full-scale VREF is set to 2.75 V. The TORQUE register may be used to scale this value, and the ISEN sense amp gain may still be set using the ISGAIN bits of the CTRL register.




Figure 1. Direct PWM Input Mode



ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

The current through the motor windings is regulated by an adjustable fixed-off-time PWM current regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding and the magnitude of the back EMF present. Once the current hits the current chopping threshold, the bridge disables the current for a fixed period of time, which is programmable between 500 nS and 128  $\mu$ S by writing to the TOFF bits in the OFF register. After the off time expires, the bridge is re-enabled, starting another PWM cycle.

The chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISENx pins, multiplied by the gain of the current sense amplifier, with a reference voltage. The current sense amplifier is programmable in the CTRL register.

When driving in PWM mode, the chopping current is calculated as follows:

ICHOP =	2.75V • TORQUE

256 • ISGAIN • RISENSE

(1)

Where TORQUE is the setting of the TORQUE bits, and ISGAIN is the programmed gain of the ISENSE amplifiers (5, 10, 20, or 40).

#### **Microstepping Indexer**

Built-in indexer logic in the DRV8711 allows a number of different stepping configurations. The MODE bits in the CTRL register are used to configure the stepping format as shown in the table below:

			•	•
MODE3	MODE2	MODE1	MODE0	STEP MODE
0	0	0	0	Full step (2-phase excitation) with 71% current
0	0	0	1	1/2 step
0	0	1	0	1/4 step
0	0	1	1	1/8 step
0	1	0	0	1/16 step
0	1	0	1	1/32 step
0	1	1	0	1/64 step
0	1	1	1	1/128 step
1	0	0	0	1/256 step

#### Table 2. Microstepping Indexer Logic



#### ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

www.ti.com.cn

Table 3 shows the relative current and step directions for full-step through 1/8-step operation. Higher microstepping resolutions follow the same pattern. The AOUT current is the sine of the electrical angle; BOUT current is the cosine of the electrical angle.

The reset state is 45°. This state is entered at power-up or application of RESETn. This is shown in the table below by cells shaded in yellow.

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
	1	1	1	0	100	0
			2	20	98	11.325
		2	3	38	92	22.5
			4	56	83	33.75
1	2	3	5	71	71	45 (home state)
			6	83	56	56.25
		4	7	92	38	67.5
			8	98	20	78.75
	3	5	9	100	0	90
			10	98	-20	101.25
		6	11	92	-38	112.5
			12	83	-56	123.75
2	4	7	13	71	-71	135
			14	56	-83	146.25
		8	15	38	-92	157.5
			16	20	-98	168.75
	5	9	17	0	-100	180
			18	-20	-98	191.25
		10	19	-38	-92	202.5
			20	-56	-83	213.75
3	6	11	21	-71	-71	225
			22	-83	-56	236.25
		12	23	-92	-38	247.5
			24	-98	-20	258.75
	7	13	25	-100	0	270
			26	-98	20	281.25
		14	27	-92	38	292.5
			28	-83	56	303.75
4	8	15	29	-71	71	315
			30	-56	83	326.25
		16	31	-38	92	337.5
			32	-20	98	348.75

#### Table 3. Step Directions

At each rising edge of the STEP input, or each time a '1' is written to the RSTEP bit in the CTRL register, the indexer travels to the next state in the table. The direction is shown with the DIR pin high and the RDIR bit in the CTRL register set to '0', or the DIR pin low and the RDIR bit set to '1'. If the DIR pin is low with the RDIR bit '0', or the DIR pin is high with the RDIR bit '1', the sequence is reversed. Positive current is defined as xOUT1 = positive with respect to xOUT2.

Note that if the step mode is changed while stepping, the indexer will advance to the next valid state for the new MODE setting at the rising edge of STEP.



#### **Current Regulation**

The current through the motor windings is regulated by an adjustable fixed-off-time PWM current regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding and the magnitude of the back EMF present. Once the current hits the current chopping threshold, the bridge disables the current for a fixed period of time, which is programmable between 500 nS and 128  $\mu$ S by writing to the TOFF bits in the OFF register. After the off time expires, the bridge is re-enabled, starting another PWM cycle.

In stepping motors, current regulation is used to vary the current in the two windings in a sinusoidal fashion to provide smooth motion.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISENx pins, multiplied by the gain of the current sense amplifier, with a reference voltage. The current sense amplifier is programmable in the CTRL register.




Figure 2. PWM Chopping Current

To generate the reference voltage for the current chopping comparator, the output of a sine lookup table is multiplied by the value of the bits in the TORQUE register. This result is applied to a sine-weighted DAC, whose full-scale output voltage is 2.75 V.

Therefore, the full-scale (100%) chopping current is calculated as follows:

$$I_{FS} =$$
 2.75V • TORQUE

(2)

Where TORQUE is the setting of the TORQUE bits, and ISGAIN is the programmed gain of the ISENSE amplifiers (5, 10, 20, or 40).

ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014



### Example:

If a 0.1- $\Omega$  sense resistor is used, ISGAIN is set to 0 (gain of 5), and TORQUE is set to 255, the full-scale (100%) chopping current will be (2.75V \* 255) / (256 \* 5 \* 0.1 $\Omega$ ) = 5.5A.

### **Decay Modes**

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 3, Item 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. The opposite FETs are turned on; as the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast-decay mode is shown in Figure 3, Item 2.

In slow-decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 3, Item 3.




Figure 3. Decay Modes

The DRV8711 supports fast decay and slow decay modes in both indexer and direct PWM modes. In addition, in indexer mode only, it supports fixed mixed decay and auto mixed decay modes. Decay mode is selected by the DECMOD bits in the DECAY register.

Mixed decay mode begins as fast decay, but after a programmable period of time (set by the TDECAY bits in the DECAY register) switches to slow decay mode for the remainder of the fixed off time. Even if mixed decay is selected, if the current is increasing or remaining the same (per the step table), then slow decay is used.

Auto mixed decay mode samples the current level at the end of the blanking time, and if the current is above the Itrip threshold, immediately changes the H-bridge to fast decay. During fast decay, the (negative) current is monitored, and when it falls below the Itrip threshold (and another blanking time has passed), the bridge is switched to slow decay. Once the fixed off time expires, a new cycle is started.

If the bridge is turned on and at the end of TBLANK the current is below the Itrip threshold, the bridge remains on until the current reaches Itrip. Then slow decay is entered for the fixed off time, and a new cycle begins.

Refer to Figure 4 and Figure 5.



ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

The upper waveform shows the behavior if I < Itrip at the end of tBLANK. Note that (at slow motor speeds, where back EMF is not significant), the current increase during the ON phase is the same magnitude as the current decrease in fast decay, since both times are controlled by tBLANK, and the rate of change is the same (full VM is applied to the load inductance in both cases, but in opposite directions). In this case, the current will gradually be driven down until the peak current is just hitting Itrip at the end of the blanking time, after which some cycles will be slow decay, and some will be mixed decay.




Figure 4. I < Itrip at the End of tBLANK

If the Itrip level changes during a PWM cycle (in response to a step command to the indexer), the current cycle is immediately terminated, and a new cycle is begun. Refer to the drawing below.

If the Itrip level has increased, the H-bridge will immediately turn on; if the Itrip level has decreased, fast decay mode is begun immediately. The top waveform shows what happens when the Itrip threshold decreases during a PWM cycle. The lower Itrip level results in the current being above the Itrip threshold at the end of tBLANK on the following cycle. Fast decay is entered until the current is driven below the Itrip threshold.




Figure 5. Itrip Level Changing During a PWM Cycle



#### ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

www.ti.com.cn

In order to accurately detect zero current, an internal offset has been intentionally placed in the zero current detection circuit. If an external filter is placed on the current sense resistor to the xISENN and xISENP pins, symmetry must be maintained. This means that any resistance between the bottom of the  $R_{ISENSE}$  resistor and xISENN must be matched by the same resistor value (1% tolerance) between the top of the  $R_{ISENSE}$  resistor and xISENP. Ensure a maximum resistance of 500  $\Omega$ . The capacitor value should be chosen such that the RC time constant is between 50 ns and 60 ns. Any external filtering on these pins is optional and not required for operation.




Figure 6. Optional Filtering Between R<sub>ISENSE</sub> and xINSENx

### Blanking Time

After the current is enabled in an H-bridge, the voltage on the ISEN pin is ignored for a period of time before enabling the current sense circuitry. This blanking time is adjustable from 1  $\mu$ S to 5.12  $\mu$ s, in 20 ns increments, by setting the TBLANK bits in the BLANK register. Note that the blanking time also sets the minimum on time of the PWM.

The same blanking time is applied to the fast decay period in auto decay mode. The PWM will ignore any transitions on Itrip after entering fast decay mode, until the blanking time has expired.

To provide better current control at very low current steps, an adaptive blanking time mode can be enabled by setting the ABT bit in the BLANK register. If ABT is set, at current levels below 30% of full scale current (as determined by the step table), the blanking time (so also the minimum on time) is cut in half, to 50% of the value programmed by the TBLANK bits.

For higher degrees of micro-stepping it is recommended to enable ABT bit for better current regulation.

### **Pre-Drivers**

An internal charge pump circuit and pre-drivers inside the DRV8711 directly drive N-channel MOSFETs, which drive the motor current.

The peak drive current of the pre-drivers is adjustable by setting the bits in the DRIVE register. Peak source currents may be set to 50 mA, 100 mA, 150 mA, or 200 mA. The peak sink current is approximately 2x the peak source current. Adjusting the peak current will change the output slew rate, which also depends on the FET input capacitance and gate charge.



When changing the state of the output, the peak current is applied for a short period of time (tDRIVE), to charge the gate capacitance. After this time, a weak current source is used to keep the gate at the desired state. When selecting the gate drive strength for a given external FET, the selected current must be high enough to fully charge and discharge the gate during the time when driven at full current, or excessive power will be dissipated in the FET.

During high-side turn-on, the low-side gate is pulled low. This prevents the gate-source capacitance of the low-side FET from inducing turn-on.

The pre-driver circuits include enforcement of a dead time in analog circuitry, which prevents the high-side and low-side FETs from conducting at the same time. Additional dead time is added with digital delays. This delay can be selected by setting the DTIME bits in the CTRL register.





Figure 7. Pre-Drivers


## DRV8711

### ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

TEXAS INSTRUMENTS

www.ti.com.cn





## **Configuring Pre-drivers**

IDRIVE and TDRIVE are selected based on the size of external FETs used. These registers need to be configured so that the FET gates are charged completely during TDRIVE. If IDRIVE and TDRIVE are chosen to be too low for a given FET, then the FET may not turn on completely. It is suggested to adjust these values insystem with the required external FETs and stepper motor in order to determine the best possible setting for any application.

Note that TDRIVE will not increase the PWM time or change the PWM chopping frequency.



(3)

In a system with capacitor charge Q and desired rise time RT, IDRIVE and TDRIVE can be initially selected based on:

IDRIVE > Q / RT

TDRIVE > 2 x RT

For best results, select the smallest IDRIVE and TDRIVE that meet the above conditions.

Example:

If the gate charge is 15 nC and the desired rise time is 400 ns, then select:

IDRIVEP = 50 mA, IDRIVEN = 100 mA

TDRIVEP = TDRIVEN =  $1 \mu s$ 

#### **External FET Selection**

In a typical setup, the DRV8711 can support external FETs over 50 nC each. However, this capacity can be lower or higher based on the device operation. For an accurate calculation of FET driving capacity, use the following equation.

 $Q < \frac{20mA \bullet (2 \bullet DTIME + TBLANK + TOFF)}{4}$ 

Example:

If a DTIME is set to 0 (400 ns), TBLANK is set to 0 (1  $\mu$ s), and TOFF is set to 0 (500 ns), then the DRV8711 will support Q < 11.5 nC FETs (please note that this is an absolute worst-case scenario with a PWM frequency ~ 430 kHz).

If a DTIME is set to 0 (400 ns), TBLANK is set to 0 (1  $\mu$ s), and TOFF is set to 0x14 (10  $\mu$ s), then the DRV8711 will support Q < 59 nC FETs (PWM frequency ~ 85 kHz).

If a DTIME is set to 0 (400 ns), TBLANK is set to 0 (1  $\mu$ s), and TOFF is set to 0x60 (48  $\mu$ s), then the DRV8711 will support Q < 249 nC FETs (PWM frequency ~ 20 kHz).

#### **Stall Detection**

The DRV8711 implements a back EMF monitoring scheme that is capable of detecting a stall during stepper motor motion. This stall detection is intended to be used to get an indication when a motor is run into a mechanical stop, or when an increased torque load on the motor causes it to stall.

To determine that a stall has occurred, a drop in motor back EMF is detected. The DRV8711 supports two methods of this detection: an automatic internal stall detection circuit, or the ability to use an external microcontroller to monitor back EMF.

During a zero-current step, one side of the H-bridge is placed in a high impedance state, and the opposite lowside FET is turned on for a brief duration defined by TORQUE register SMPLTH bit [10:8]. This allows the current to decay quickly through the low-side FET and the opposite body diode. Which side of the bridge is tri-state and which one is driven low depends on the current direction on the previous step. The bridge with the high side that has been actively PWMed (at the beginning of the PWM cycle during blank time) prior to entering the zerocurrent step will be held low and the opposite side will be tri-stated.

Back EMF is sampled on the tri-stated output pin at the end of SMPLTH time (TORQUE register bit [10:8]). The back EMF from the selected pin is divided by 4, 8, 16, or 32, depending on the setting of the VDIV bits in the STALL register. The voltage is buffered and held on an external capacitor placed on the BEMF pin. The signal on the BEMF output pin can be further processed by a microcontroller to implement more advanced control and stall detection algorithms.

TEXAS INSTRUMENTS

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

www.ti.com.cn




Figure 9. Stall Detection

#### **Internal Stall Detection**

To use internal stall detection, the EXSTALL bit in the CTRL register is set to '0'. In this mode, the STALLn/BEMFVn output pin is used to signal a valid stall condition.

Step time, or rate at which step input is applied to DRV8711, has to be greater than SMPLTH time for back EMF sampling.

Using internal stall detection, a stall is detected when the sampled back EMF drops below the value set by the SDTHR bits in the STALL register. A programmable counter circuit allows the assertion of the STALLn output to be delayed until the back EMF has been sampled below the SDTHR value for more than one zero-current step. The counter is programmed by the SDCNT bits in the STALL register, and provides selections of 1, 2, 4, or 8 steps.

When the stall is detected (at the end of a SMPLTH interval), the STALLn/BEMFVn pin is driven active low, and the STD bit and the STDLAT bit in the STATUS register are set. The STALLn/BEMFVn pin will deassert and the STD bit will automatically clear at the next zero-current step if a stall condition is not detected, while the STDLAT bit will remain set until a '0' is written to it. The STDLAT is reset when the STD bit clears after the first zero-cross step that does not detect a stall condition.

This stall detection scheme is only effective when the motor is stalled while running at or above some minimum speed. Since it relies on detecting a drop in motor back EMF, the motor must be rotating with sufficient speed to generate a detectable back EMF. During motor start-up, and at very slow step rates, the stall detection is not reliable.

Since back EMF can only be sampled during a zero-current state, stall detection is not possible in full step mode. During full-step operation, the stall detect circuit is gated off to prevent false signaling of a stall.

The correct setting of the SDTHR bits needs to be determined experimentally. It is dependent on many factors, including the electrical and mechanical characteristics of the load, the peak current setting, and the supply voltage.



#### **External Stall Detection**

To use an external microcontroller to manage stall detection, the EXSTALL bit in the CTRL register is set to '1'. In this mode, the STALLn / BEMFVn output pin is used to signal a valid back EMF measurement is ready. In addition, the SDT and SDTLAT bits are also set at this time.

BEMFVn and BEMF are still valid outputs in this mode even if the step time is smaller than SMPLTH time.

When the BEMFVn pin goes active low, it is an indication that a valid back EMF voltage measurement is available. This signal could be used, for example, to trigger an interrupt on a microcontroller. The microcontroller can then sample the voltage present (using an A/D converter) on the BEMF pin.

After sampling the back EMF voltage, the microcontroller writes a '0' to the SDTLAT bit to clear the SDT bit and BEMFVn pin, in preparation for the next back EMF sample. If the SDTLAT bit is not cleared by the microcontroller, it will automatically be cleared in the next zero-current step.

For either internal or external stall detection, at very high motor speeds when the PWM duty cycle approaches 100%, the inductance of the motor and the short duration of each step may cause the time required for current recirculation to exceed the step time. In this case, back EMF will not be correctly sampled, and stall detection cannot function. This condition occurs most at high degrees of micro-stepping, since the zero current step lasts for a shorter duration. It is advisable to run the motor at lower degrees of micro-stepping at higher speeds to allow time for current recirculation if stall detection is needed in this condition.

#### **RESET and SLEEPn Operation**

An internal power-up reset circuit monitors the voltage applied to the VM pin. If VM falls below the VM undervoltage lockout voltage, the part is reset, as described below for the case of asserting the RESET pin.

If the RESET pin is asserted, all internal logic including the indexer is reset. All registers are returned to their initial default conditions. The power stage will be disabled, and all inputs, including STEP and the serial interface, are ignored when RESET is active.

On exiting reset state, some time (approximately 1 mS) needs to pass before the part is fully functional.

Applying an active low input to the SLEEPn input pin will place the device into a low power state. In sleep mode, the motor driver circuitry is disabled, the gate drive regulator and charge pump are disabled, and all analog circuitry is placed into a low power state. The digital circuitry in the device still operates, so the device registers can still be accessed via the serial interface.

When SLEEPn is active, the RESET pin does not function. SLEEPn must be exited before RESET will take effect.

When exiting from sleep mode, some time (approximately 1 mS) needs to pass before applying a STEP input, to allow the internal circuitry to stabilize.

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014



www.ti.com.cn

## **Microstepping Drive Current**

The following plots are examples of stepper motor current in one of the windings. Since these waveforms are dependent on DRV8711 register settings as well as the external FETs, sense resistor, and stepper motor, they should only be used as a reference.




Figure 10. Microstepping Drive Current



ZHCSB92D – JUNE 2013-REVISED JANUARY 2014

#### www.ti.com.cn

#### **Protection Circuits**

The DRV8711 is fully protected against undervoltage, overcurrent and overtemperature events.

### **Overcurrent Protection (OCP)**

Overcurrent is sensed by monitoring the voltage drop across the external FETs. If the voltage across a driven FET exceeds the value programmed by the OCPTH bits in the DRIVE register for more than the time period specified by the OCPDEG bits in the DRIVE register, an OCP event is recognized. When operating in direct PWM mode, during an OCP event, the H-bridge experiencing the OCP event is disabled; if operating in indexer mode, both H-bridges will be disabled. In addition, the corresponding xOCP bit in the STATUS register is set, and the FAULTn pin is driven low. The H-bridge(s) will remain off, and the xOCP bit will remain set, until it is written to 0, or the device is reset.

#### Pre-Driver Fault

In PWM mode, if excessive current is detected on the gate drive outputs (which would be indicative of a failed/shorted output FET or PCB fault), the H-bridge experiencing the fault is disabled, the xPDF bit in the STATUS register is set, and the FAULTn pin is driven low. The H-bridge will remain off, and the xPDF bit will remain set until it is written to 0 or the device is reset.

When in indexer mode, both H-bridges are disabled, the xPDF bit in the STATUS register is set, and the FAULTn pin is driven low. The H-bridges will remain off, and the xPDF bit will remain set until it is written to 0 or the device is reset.

#### Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled, the OTS bit in the STATUS register will be set, and the FAULTn pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume and the OTS bit will reset. The FAULTn pin will be released after operation has resumed.

#### Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all FETs in the Hbridge will be disabled, the UVLO bit in the STATUS register will be set, and the FAULTn pin will be driven low. Operation will resume and the UVLO bit will reset when VM rises above the UVLO threshold. The FAULTn pin will be released after operat ion has resumed.

During any of these fault conditions, the STEP input pin will be ignored.

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

### Serial Data Format

The serial data consists of a 16-bit serial write, with a read/write bit, 3 address bits and 12 data bits. The three address bits identify one of the registers defined in the register section above.

To write to a register, data is shifted in after the address as shown in the timing diagram below. The first bit at the beginning of the access must be logic low for a write operation.

SCS	
SCLK12345678 Note 1 _910111213141516	
SDATI WRT A2 A1 A0 D11 D9 D8 X D7 D6 D5 D4 D3 D2 D1 D0 D1	

A. Any amount of time may pass between bits, as long as SCS stays active high. This allows two 8-bit writes to be used.

#### Figure 11. Write Operation

Data may be read from the registers through the SDATO pin. During a read operation, only the address is used form the SDATI pin; the data bits following are ignored. The first bit at the beginning of the access must be logic high for a read operation.

SCS _			
SCLK		5 6 7 8 Note 1 9 10 11 12 13 14 15 16	
SDATI	READ A2 A1 A0	X	
SDATO <sup>-</sup>		D11 / D10 / D9 / D8 / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0	
(			

(1) Any amount of time may pass between bits, as long as SCS stays active high. This allows two 8-bit writes to be used.

Figure 12. Read Operation



ZHCSB92D - JUNE 2013-REVISED JANUARY 2014

www.ti.com.cn

### **CONTROL REGISTERS**

The DRV8711 uses internal registers to control the operation of the motor. The registers are programmed via a serial SPI communications interface. At power-up or reset, the registers will be pre-loaded with default values as shown below.

Following is a map of the DRV8711 registers:

					DF	RV8711 F	REGISTE	RMAP						
Name	11	10	9	8	7	7 6 5 4 3 2 1 0					Address Hex			
CTRL	DT	IME	ISG	SAIN	EXSTALL	EXSTALL MODE RSTEP RDIR ENBL							RW	00
TORQUE	Reserved SMPLTH				TORQUE							RW	01	
OFF	Reserved PWMMODE					TOFF							RW	02
BLANK		Reserved		ABT		TBLANK							RW	03
DECAY	Reserved		DECMOD			TDECAY							RW	04
STALL	VE	אוכ	SD	CNT				SD	THR				RW	05
DRIVE	IDRI	IVEP	IDRI	IVEN	TDR	IVEP	TDR	IVEN	OCF	PDEG	OC	PTH	RW	06
STATUS	TATUS Reserved			STDLAT	STD	UVLO	BPDF	APDF	BOCP	AOCP	OTS	RW	07	
Name	11	10	9	8	7	6	5	4	3	2	1	0		Address Hex

## Figure 13. DRV8711 Register Map

Individual register contents are defined below.

ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014



www.ti.com.cn

## **CTRL Register**

Address = 0x0h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
0	ENBL	1	R/W	0	0: Disable motor 1: Enable motor
1	RDIR	1	R/W	0	<b>0: Direction set by DIR pin</b> 1: Direction set by inverse of DIR pin
2	RSTEP	1	W	0	0: No action 1: Indexer will advance one step; automatically cleared after write
6-3	MODE	4	R/W	0010	0000: Full-step, 71% current 0001: Half step 0010: 1/4 step 0011: 1/8 step 0100: 1/16 step 0101: 1/32 step 0110: 1/64 step 0111: 1/128 step 1000: 1/256 step 1001 – 1111: Reserved
7	EXSTALL	1	R/W	0	0: Internal stall detect 1: External stall detect
9-8	ISGAIN	2	R/W	00	ISENSE amplifier gain set <b>00: Gain of 5</b> 01: Gain of 10 10: Gain of 20 11: Gain of 40
11-10	DTIME	2	R/W	11	Dead time set 00: 400 ns dead time 01: 450 ns dead time 10: 650 ns dead time <b>11: 850 ns dead time</b>

## **TORQUE Register**

Address = 0x1h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TORQUE	8	R/W	0xFFh	Sets full-scale output current for both H-bridges
10-8	SMPLTH	3	R/W	001	Back EMF sample threshold 000: 50 μs <b>001: 100 μs</b> 010: 200 μs 011: 300 μs 100: 400 μs 101: 600 μs 110: 800 μs 111: 1000 μs
11	Reserved	1	-	-	Reserved

## **OFF Register**

Address = 0x2h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TOFF	8	R/W	0x30h	Sets fixed off time, in increments of 500 ns 0x00h: 500 ns 0xFFh: 128 μs
8	PWMMODE	1	R/W	0	<ul><li>0: Use internal indexer</li><li>1: Bypass indexer, use xINx inputs to control outputs</li></ul>
11-9	Reserved	3	-	-	Reserved



## **BLANK Register**

Address = 0x3h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TBLANK	8	R/W	0x80h	Sets current trip blanking time, in increments of 20 ns 0x00h: 1.00 µs  0x32h: 1.00 µs 0x33h: 1.02 µs  0xFEh: 5.10 µs 0xFFh: 5.12 µs Also sets minimum on-time of PWM
8	ABT	1	R/W	0	0: Disable adaptive blanking time 1: Enable adaptive blanking time
11-9	Reserved	3	-	-	Reserved

## **DECAY Register**

Address = 0x4h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	TDECAY	8	R/W	0x10h	Sets mixed decay transition time, in increments of 500 ns
10-8	DECMOD	3	R/W	001	000: Force slow decay at all times <b>001: Slow decay for increasing current, mixed decay for</b> <b>decreasing current (indexer mode only)</b> 010: Force fast decay at all times 011: Use mixed decay at all times 100: Slow decay for increasing current, auto mixed decay for decreasing current (indexer mode only) 101: Use auto mixed decay at all times 110 – 111: Reserved
11	Reserved	1	-	-	Reserved

## STALL Register

Address = 0x5h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
7-0	SDTHR	8	R/W	0x40h	Sets stall detect threshold The correct setting needs to be determined experimentally
9-8	SDCNT	2	R/W	00	<b>00: STALLn asserted on first step with back EMF below SDTHR</b> 01: STALLn asserted after 2 steps 10: STALLn asserted after 4 steps 11: STALLn asserted after 8 steps
11-10	VDIV	2	R/W	00	00: Back EMF is divided by 32 01: Back EMF is divided by 16 10: Back EMF is divided by 8 11: Back EMF is divided by 4

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

## **DRIVE Register**

Address = 0x6h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
1-0	ОСРТН	2	R/W	00	OCP threshold 00: 250 mV 01: 500 mV 10: 750 mV 11: 1000 mV
3-2	OCPDEG	2	R/W	01	OCP deglitch time 00: 1 μs <b>01: 2 μs</b> 10: 4 μs 11: 8 μs
5-4	TDRIVEN	2	R/W	01	Low-side gate drive time 00: 250 ns <b>01: 500 ns</b> 10: 1 μs 11: 2 μs
7-6	TDRIVEP	2	R/W	01	High-side gate drive time 00: 250 ns <b>01: 500 ns</b> 10: 1 μs 11: 2 μs
9-8	IDRIVEN	2	R/W	00	Low-side gate drive peak current <b>00: 100 mA peak (sink)</b> 01: 200 mA peak (sink) 10: 300 mA peak (sink) 11: 400 mA peak (sink)
11-10	IDRIVEP	2	R/W	00	High-side gate drive peak current <b>00: 50 mA peak (source)</b> 01: 100 mA peak (source) 10: 150 mA peak (source) 11: 200 mA peak (source)

Texas



## **STATUS Register**

Address = 0x7h

BIT	NAME	SIZE	R/W	DEFAULT	DESCRIPTION
0	OTS	1	R	0	0: Normal operation 1: Device has entered overtemperature shutdown OTS bit will clear once temperature has fallen to safe levels
1	AOCP	1	R/W	0	0: Normal operation 1: Channel A overcurrent shutdown Write a '0' to this bit to clear the fault and resume operation
2	BOCP	1	R/W	0	0: Normal operation 1: Channel B overcurrent shutdown Write a '0' to this bit to clear the fault and resume operation
3	APDF	1	R/W	0	0: Normal operation 1: Channel A predriver fault Write a '0' to this bit to clear the fault and resume operation
4	BPDF	1	R/W	0	0: Normal operation 1: Channel B predriver fault Write a '0' to this bit to clear the fault and resume operation
5	UVLO	1	R	0	0: Normal operation 1: Undervoltage lockout UVLO bit will clear after VM has increased over V <sub>UVLO</sub>
6	STD	1	R	0	0: Normal operation 1: Stall detected
7	STDLAT	1	R/W	0	0: Normal operation 1: Latched stall detect Write a '0' to this bit to clear the fault and resume operation
11-8	Reserved	4	-	-	Reserved

ZHCSB92D – JUNE 2013 – REVISED JANUARY 2014

ZHCSB92D-JUNE 2013-REVISED JANUARY 2014

## 修订历史记录

Cŀ	nanges from Revision C (December 2013) to Revision D	Page
•	Changed STATUS Register bit descriptions 3 through 5	29



15-Jan-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8711DCP	ACTIVE	HTSSOP	DCP	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8711	Samples
DRV8711DCPR	ACTIVE	HTSSOP	DCP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8711	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

15-Jan-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8711DCPR	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com


## PACKAGE MATERIALS INFORMATION

30-Jan-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8711DCPR	HTSSOP	DCP	38	2000	367.0	367.0	38.0



NOTES: A.

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protusions, mold flash not to exceed 0.15mm.

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-153

#### PowerPAD is a trademark of Texas Instruments.






### THERMAL INFORMATION

This PowerPAD<sup>M</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## LAND PATTERN

# DCP (R-PDSO-G38) PowerPAD™



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



#### 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
<b>DLP®</b> 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司