













CDCM9102

SCAS922A - FEBRUARY 2012-REVISED APRIL 2016

CDCM9102 Low-Noise Two-Channel 100-MHz Clock Generator

Features

- Integrated Low-Noise Clock Generator Including PLL, VCO, and Loop Filter
- Two Low-Noise 100-MHz Clocks (LVPECL, LVDS, or pair of LVCMOS)
 - Support for HCSL Signaling Levels (AC-Coupled)
 - Typical Period Jitter: 21 ps pk-pk
 - Typical Random Jitter: 510 fs RMS
 - Output Type Set by Pins
- Bonus Single-Ended 25-MHz Output
- Integrated Crystal Oscillator Input Accepts 25-MHz Crystal
- Output Enable Pin Shuts Off Device and Outputs
- 5-mm x 5-mm 32-Pin VQFN Package
- ESD Protection Exceeds 2000 V HBM, 500 V
- Industrial Temperature Range (-40°C to 85°C)
- 3.3-V Power Supply

Applications

- Reference Clock Generation for PCI Express Gen 1, Gen 2, and Gen 3
- General-Purpose Clocking

3 Description


The CDCM9102 is a low-jitter clock generator designed provide reference clocks communications standards such as PCI Express™. The device supports up to PCIE gen3 and is easy to configure and use. The CDCM9102 provides two 100-MHz differential clock ports. The output types supported for these ports include LVPECL, LVDS, or a pair of LVCMOS buffers. HCSL signaling is supported using an AC-coupled network. The user configures the output buffer type desired by strapping device pins. Additionally, a single-ended 25-MHz clock output port is provided. Uses for this port include general-purpose clocking, clocking Ethernet PHYs, or providing a reference clock for additional clock generators. All clocks generated are derived from a single external 25-MHz crystal.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
CDCM9102	VQFN (32)	5.00 mm × 5.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		9.3 Feature Description	10
2	Applications 1		9.4 Device Functional Modes	10
3	Description 1		9.5 Programming	1
4	Revision History2	10	Application and Implementation	13
5	Device Comparison Table 3		10.1 Application Information	1
6	Pin Configuration and Functions		10.2 Typical Application	10
7	Specifications	11	Power Supply Recommendations	19
•	7.1 Absolute Maximum Ratings		11.1 Thermal Management	19
	Ğ		11.2 Power Supply Filtering	19
	7.2 ESD Ratings	12	Layout	
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics		12.2 Layout Example	
	7.6 Timing Requirements	13	Device and Documentation Support	2 ⁻
	7.7 Typical Characteristics		13.1 Community Resources	2
8	Parameter Measurement Information		13.2 Trademarks	2
O			13.3 Electrostatic Discharge Caution	
_			13.4 Glossary	
9	Detailed Description	14		
	9.1 Overview 10		Information	2·
	9.2 Functional Block Diagrams 10			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (February 2012) to Revision A

Page


•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Added text to Description: The device supports up to PCIE gen3 and is	1
•	Changed part number to 1134 25M0000000	. 11
•	Changed part number to FP2500002	. 11
•	Added text and Figure 16 to PCI Express Applications	. 15



5 Device Comparison Table

PACKAGED DEVICES	FEATURES	T _A
CDCM9102RHBT	32-pin VQFN (RHB) package, small tape and reel	–40°C to 85°C
CDCM9102RHBR	32-pin VQFN (RHB) package, tape and reel	

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE(1)	DESCRIPTION	
NAME	NO.	IIFE''	DESCRIFTION	
POWER SUPE	PLIES			
GND	Thermal pad, 14, 22	G	Power supply ground and thermal relief	
REGCAP1	19	Р	Capacitor for internal regulator, connect 10-µF Y5V capacitor to GND	
REGCAP2	17	Р	Capacitor for internal regulator, connect 10-µF Y5V capacitor to GND	
VDD1	4	Р	Power Supply, OUT0 clock port	
VDD2	1	Р	Power Supply, OUT1 clock port	
VDD3	9	Р	Power supply, low-noise clock generator	
VDD4	16	Р	Power supply, low-noise clock generator	
VDD5	18	Р	ower supply, low-noise clock generator	
VDD6	20	Р	Power supply, crystal oscillator input	

(1) G = Ground, I = Input, O = Output, P = Power



Pin Functions (continued)

	PIN	->(1)		
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION	
DEVICE CON	FIGURATION AND CO	NTROL		
NC	8, 13, 15, 24–32	_	No connection permitted	
OE	7	0	Output enable/shutdown control input (see Table 2)	
OS1	10	0	Output format select control inputs (see Table 3)	
OS0	11	0	Output format select control inputs (see Table 3)	
RESET	12	I	Device reset input (active-low) (see Table 4) ⁽²⁾	
CRYSTAL OS	CILLATOR			
XIN	21	I	Parallel resonant crystal input (25 MHz)	
DEVICE OUT	PUTS	•		
OSCOUT	23	0	Oscillator output port (25 MHz)	
OUT0N	5	0	Output 0 – negative terminal (100 MHz)	
OUT0P	6	0	Output 0 – positive terminal (100 MHz)	
OUT1N	2	0	Output 1 – negative terminal (100 MHz)	
OUT1P	3	0	Output 1 – positive terminal (100 MHz)	

⁽²⁾ For proper device startup, it is recommended that a capacitor be installed from pin 12 to GND. See Start-Up Time Estimation for more details.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
I _{IN}	Input current		20	mA
I _{OUT}	Output current		50	mA
V_{DDx}	Supply voltage (2)	-0.5	4.6	V
V _{IN}	Input voltage (3)	-0.5	V _{DDx} + 0.5	V
V_{OUT}	Output voltage ⁽³⁾	-0.5	$V_{DDx} + 0.5$	V
T _A	Operating temperature		85	°C
T _{stg}	Storage temperature	-65	150	လူ

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Supply voltages must be applied simultaneously.

7.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatio dischause	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	.,
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DDX}	DC power-supply voltage	3	3.3	3.6	V
T _A	Ambient temperature	-40		85	°C

7.4 Thermal Information

		CDCM9102	
	THERMAL METRIC (1)(2)	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	25.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	0.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.12	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) 4 × 4 Vias on Pad.

Product Folder Links: CDCM9102

⁽³⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
LVCMOS	NPUTS ⁽¹⁾		,		
V _{IH}	Input high voltage		$0.6 \times V_{DD}$		V
V _{IL}	Input low voltage			0.4 × V _{DD}	V
I _{IH}	Input high current	V _{DD} = 3.6 V, V _{IL} = 0 V		200	μA
I _{IL}	Input low current	V _{DD} = 3 V, V _{IH} = 3.6 V		-200	μA
C _{IN}	Input capacitance			8 10	pF
R _{PU}	Input pullup resistor			150	kΩ
CRYSTAL	CHARACTERISTICS (XIN)(2)				
f _{XTAL}	Crystal input frequency	Fundamental mode		25	MHz
ESR	Effective series resistance of crystal			50	Ω
C _{IN}	On-chip load capacitance			8 10	pF
$XTAL_{DL}$	Maximum drive level - XTAL		0.1	1	mW
C _{SHUNT}	Maximum shunt capacitance			7	pF
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVPECL) ⁽³⁾			
V_{OH}	Output high voltage		V _{DD} – 1.18	$V_{DD} - 0.73$	V
V_{OL}	Output low voltage		V _{DD} – 2	V _{DD} – 1.55	V
$ V_{OD} $	Differential output voltage		0.6	1.23	V
t_{R} and t_{F}	Output rise and fall time	20% to 80%		175	ps
ODC	Output duty cycle		45%	55%	
t _{SKEW}	Skew between outputs			20	ps
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVDS) ⁽⁴⁾			
$ V_{OD} $	Differential output voltage		0.247	0.454	V
ΔV_{OD}	V _{OD} magnitude change			50	mV
V_{OS}	Common-mode voltage		1.125	1.375	V
ΔV_{OS}	V _{OS} magnitude change			50	mV
t_R and t_F	Output rise and fall time	20% to 80%		255	ps
ODC	Output duty cycle		45%	55%	
t _{SKEW}	Skew between outputs			30	ps
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVCMOS) ⁽⁵⁾			
V _{OH}	Output high voltage	V_{CC} = 3 V to 3.6 V, I_{OH} = -100 μA	V _{DD} - 0.5		V
V _{OL}	Output low voltage	V_{CC} = 3 V to 3.6 V, I_{OH} = 100 μA		0.3	V
t _{SLEW}	Output rise/fall slew rate	20% to 80%	2.4		V/ns
ODC	Output duty cycle		45%	55%	
t _{SKEW}	Skew between outputs			50	ps

 $[\]begin{array}{lll} \text{(1)} & \text{LVCMOS inputs at } T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(2)} & \text{Crystal characteristics for external }25 \text{ MHz crystal with } V_{DD} = 3.3 \text{ V}, T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(3)} & \text{Clock output buffer with output mode} = \text{LVPECL at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(4)} & \text{Clock output buffer with output mode} = \text{LVDS at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(5)} & \text{Clock output buffer with output mode} = \text{LVCMOS at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \end{array}$



7.6 Timing Requirements

 f_{OUT} = 100 MHz, V_{DD} = 3.3 V, T_A = 25°C, and jitter integration bandwidth between 10 kHz and 20 MHz (unless otherwise noted)

lotou)		
	MIN TYP MAX	UNIT
LVCMOS OUTPUT MODE		
Random jitter	507	fs RMS
Period jitter	24.5	ps pk-pk
LVPECL OUTPUT MODE		
Random jitter	510	fs RMS
Period jitter	20.7	ps pk-pk
LVDS OUTPUT MODE		
Random jitter	533	fs RMS
Period jitter	26.5	ps pk-pk

7.7 Typical Characteristics




Figure 1. CDCM9102 Typical Phase Noise Performance (LVPECL Mode)



8 Parameter Measurement Information

8.1 Test Configurations




Figure 2. LVCMOS Output Test Load




Figure 3. LVCMOS AC Configuration for Device Test




Figure 4. LVPECL DC Configuration for Device Test




Figure 5. LVPECL AC Configuration for Device Test



Test Configurations (continued)




Figure 6. LVDS DC Configuration for Device Test




Figure 7. LVDS AC Configuration for Device Test




9 Detailed Description

9.1 Overview

The CDCM9102 is a high-performance PLL that generates 2 copies of commonly-used reference clocks with less than 1-ps RMS jitter from a low-cost crystal.

9.2 Functional Block Diagrams



9.3 Feature Description

The CDCM9102 includes an on-chip PLL with an on-chip VCO. The PLL blocks consist of a crystal input interface, a phase frequency detector (PFD), a charge pump, an on-chip loop filter, and prescaler and feedback dividers. Completing the CDCM9102 device are the output divider and universal output buffer. The PLL and output divider are pre-programmed to generate 2 copies of 100 MHz in LVCMOS, LVPECL or LVDS format.

The PLL is powered by on-chip, low-dropout (LDO) linear voltage regulators. The regulated supply network is partitioned such that the sensitive analog supplies are powered from separate LDOs rather than the digital supplies which use a separate LDO regulator. These LDOs provide isolation for the PLL from any noise in the external power-supply rail. The REG_CAP1 and REG_CAP2 pins should each be connected to ground by 10-µF capacitors to ensure stability.

9.4 Device Functional Modes

9.4.1 Crystal Input (XIN) Interface

The CDCM9102 implements a *Colpitts oscillator*, therefore, one side of the crystal connects to the XIN pin and the other crystal terminal connects to ground. The device requires the use of a fundamental-mode crystal, and the oscillator operates in parallel resonance mode. The correct load capacitance is necessary to ensure that the circuit oscillates properly. The load capacitance comprises all capacitances in the oscillator feedback loop (the capacitances seen between the terminals of the crystal in the circuit). It is important to account for all sources of capacitance when calculating the correct value for the external discrete load capacitance shown in Figure 8.




Figure 8. Configuration of Circuit for CDCM9102 XIN Oscillator



Device Functional Modes (continued)

The CDCM9102 has been characterized with 10-pF parallel-resonant crystals. The input stage of the crystal oscillator in the CDCM9102 is designed to oscillate at the correct frequency for all parallel-resonant crystals with low-pull capability and rated with a load capacitance that is equal to the sum of the on-chip load capacitance at the XIN pin (C_{IN} = 10 pF maximum), crystal stray capacitance, and board parasitic capacitance between the crystal and XIN pin. To minimize stray and parasitic capacitances, minimize the trace distance routed from the crystal to the XIN pin and avoid other active traces and active circuitry in the area of the crystal oscillator circuit. Table 1 lists crystal types that have been evaluated with the CDCM9102.

Table 1. CDCM9102 Crystal Recommendations

MANUFACTURER	PART NUMBER
Vectron	VXC1-1134 25M0000000
Fox	218-3
Saronix	FP2500002

A mismatch of the load capacitance results in a frequency error according to Equation 1.

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{Lr} + C_O)} \cdot \frac{C_S}{2(C_{La} + C_O)}$$

where

- Δf is the frequency error required by the application.
- f is the fundamental frequency of the crystal.
- C_S is the motional capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C₀ is the shunt capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C_{Lr} is the rated load capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C_{La} is the actual load capacitance implemented on the PCB (C_{IN} + stray capacitance + parasitic capacitance + C_L).

The difference between the rated load capacitance (from the crystal datasheet) and the actual load capacitance ($C_{La} = C_{IN} + C_{L} + C_{STRAY} + C_{PARASITIC}$) should be minimized. A crystal with a low pullability rating (low C_{S}) is ideal.

Design Example:

Desired frequency tolerance $\Delta f \le \pm 80$ ppm

Crystal Vendor Parameters:

Intrinsic Frequency Tolerance = ±30 ppm

 $C_0 = 7 \text{ pF (shunt capacitance)}$

 $C_S = 10$ fF (motional capacitance)

 $C_{Lr} = 12 pF$ (load capacitance)


Substituting these parameters into Equation 1 yields a maximum value of C_{La} = 17 pF to achieve the desired Δf (±50 ppm). Recall that C_{La} = C_{IN} + C_{L} + C_{STRAY} + $C_{PARASITIC}$ = 8 pF + (C_{L} + C_{STRAY} + $C_{PARASITIC}$). Ideally, the load presented to this crystal should be 12 pF; therefore, the sum of (C_{L} + C_{STRAY} + $C_{PARASITIC}$) must be less than 9 pF. Stray and parasitic capacitance must be controlled. This is because the Colpitts oscillator is particularly sensitive to capacitance in parallel with the crystal; therefore, good layout practice is essential. TI recommends that the designer extract the stray and parasitic capacitance from the printed-circuit board design tool and adjust C_{L} accordingly to achieve C_{Lr} = C_{La} . In common scenarios, the external load capacitor is often unnecessary; however, TI recommends that pads be implemented to accommodate an external load capacitor so that the ppm error can be minimized.

9.4.2 Interfacing between LVPECL and HCSL (PCI Express)

Certain PCI Express applications require HCSL signaling. Because the common-mode voltage for LVPECL and HCSL are different, applications requiring HCSL signaling must use AC-coupling as shown in Figure 9. The $150-\Omega$ resistors ensure proper biasing of the CDCM9102 LVPECL output stage. The $471-\Omega$ and $56-\Omega$ resistor network biases the HCSL receiver input stage.

Copyright © 2012–2016, Texas Instruments Incorporated





C_{IN} = 8 pF (typical), 10 pF (maximum); see *Electrical Characteristics*.

Figure 9. Interfacing Between LVPECL and HCSL

9.5 Programming

Table 2 and Table 3 list the pin controls and pin configurations of the CDCM9102 output. Table 4 lists the device reset.

9.5.1 Device Configuration

Table 2. CDCM9102 Pin Control of Output Enable

OE (Pin 7)	MODE	DEVICE CORE	OUTPUT		
0	Power down	Power down	Hi-Z		
1	Normal	Active	Active		

Table 3. CDCM9102 Pin Configuration of Output Type

CONTROL	ITROL PINS OUTPUT MODE					
OS1 (Pin 10)	OS0 (Pin 11)	OUTPOT MODE				
0	0	LVCMOS, OSCOUT = OFF				
0	1	LVDS, OSCOUT = OFF				
1	0	LVPECL, OSCOUT = OFF				
1	1	LVPECL, OSCOUT = ON				

Table 4. CDCM9102 Device Reset

RESET (Pin 12)	OPERATING MODE	DEVICE OUTPUTS
0	Device reset	Hi-Z
0 → 1	Clock generator calibration	Hi-Z
1	Normal	Active



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Start-Up Time Estimation

The CDCM9102 contains a low-noise clock generator that calibrates to an optimal operating point at device power up. To ensure proper device operation, the oscillator must be stable before the low-noise clock generator calibration procedure. Quartz-based oscillators can take up to 2 ms to stabilize; therefore, TI recommends that the application ensure that the RESET pin is de-asserted at least 5 ms after the power supply has finished ramping. This can be accomplished by controlling the RESET pin directly, or by applying a 47-nF capacitor to ground on the RESET pin (this provides a delay because the RESET pin includes a 150-k Ω pullup resistor.

The CDCM9102 start-up time can be estimated based on parameters defined in Table 5 and graphically shown in Figure 10.

Table 5. CDCM9102 Start-Up Time Dependencies

PARAMETER	DEFINITION	DESCRIPTION	FORMULA OR METHOD OF DETERMINATION
t _{REF}	Reference clock period	The reciprocal of the applied reference frequency in seconds	$t_{REF} = \frac{1}{f_{REF}} = 0.04 \mu\text{s}$
t _{pul}	Power-up time (low limit)	Power-supply rise time to low limit of power- on-reset trip point	Time required for power supply to ramp to 2.27 V
t _{puh}	Power-up time (high limit)	Power supply rise time to high limit of power- on-reset trip point	Time required for power supply to ramp to 2.64 V
t _{rsu}	Reference start-up time	After POR releases, the Colpitts oscillator is enabled. This start-up time is required for the oscillator to generate the requisite signal levels for the delay block to be clocked by the reference input.	500 μs best case and 800 μs worst case (for a crystal input)
t _{delay}	Delay time	Internal delay time generated from the reference clock. This delay provides time for the reference oscillator to stabilize.	$t_{delay} = 16,384 \times t_{REF} = 655 \ \mu s$
tvco_cal	VCO calibration time	VCO calibration time generated from the reference clock. This process selects the operating point for the VCO based on the PLL settings.	$t_{VCO_CAL} = 550 \times t_{REF} = 22 \mu s$
t _{PLL_LOCK}	PLL lock time	Time requried for PLL to lock within ±10 ppm of f _{REF}	The PLL settles in 12.5 μs

Product Folder Links: CDCM9102






Figure 10. CDCM9102 Start-Up Time Dependencies

The CDCM9102 start-up time limits, t_{MAX} and t_{MIN}, can now be calculated with Equation 2 and Equation 3.

$$t_{MAX} = t_{puh} + t_{rsu} + t_{delay} + t_{VCO_CAL} + t_{PLL_LOCK}$$
 (2)

$$t_{MIN} = t_{pul} + t_{rsu} + t_{delay} + t_{VCO_CAL} + t_{PLL_LOCK}$$
(3)

10.1.2 Output Termination

The CDCM9102 is a 3.3-V clock driver which has the following options for the output type: LVPECL, LVDS, and LVCMOS.

10.1.3 LVPECL Termination

The CDCM9102 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination is required to ensure correct operation of the device and to optimize signal integrity. The proper termination for LVPECL is $50~\Omega$ to (Vcc-2) V but this DC voltage is not readily available on a board. Thus a Thevenin's equivalent circuit is worked out for the LVPECL termination in both direct-coupled (DC) and AC-coupled cases, as shown in Figure 11 and Figure 12. TI recommends placing all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.




Figure 11. LVPECL Output Termination (DC-Coupled)






Figure 12. LVPECL Output Termination (AC-Coupled)

10.1.4 LVDS Termination

The proper LVDS termination for signal integrity over two $50-\Omega$ lines is $100~\Omega$ between the outputs on the receiver end. Either a direct-coupled (dc) termination or ac-coupled termination can be used for LVDS outputs, as shown in Figure 13 and Figure 14. TI recommends placing all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.




Figure 13. LVDS Output Termination (DC Coupled)




Figure 14. LVDS Output Termination (AC Coupling)

10.1.5 LVCMOS Termination

Series termination is a common method to maintain the signal integrity for LVCMOS drivers, if connected to a receiver with a high-impedance input. For series termination, a series resistor, Rs, is placed close to the driver, as shown in Figure 15. The sum of the driver impedance and Rs should be close to the transmission-line impedance, which is usually 50 Ω . Because the LVCMOS driver in the CDCM9102 has an impedance of 30 Ω , TI recommends Rs be 22 Ω to maintain proper signal integrity.




Figure 15. LVCMOS Output Termination

10.1.6 PCI Express Applications

Texas Instruments offers a complete clock solution for PCI Express applications. The CDCUN1208LP can be used to fan out reference clock generated by the CDCM9102 as shown in Figure 16.






Figure 16. Clock Solution for PCIE Express Applications

10.2 Typical Application




Figure 17. CDCM9102 Typical Application Example

10.2.1 Design Requirements

Consider a typical wired communications application, like a top-of-rack switch, which needs to clock PCI Express Gen 2 or 3 PHYs. For such asynchronous systems, the reference input can be a crystal. In such systems, the clocks are expected to be available upon power up without the need for any device-level programming. An example of clock input and output requirements is shown below:

- · Clock Input:
 - 25-MHz crystal
- Clock Outputs:
 - 2x 100 MHz clock for PCI Express Gen 3 (8 GT/s), LVPECL

See *Detailed Design Procedure* for how to generate the required output frequencies for this application using the CDCM9102.



Typical Application (continued)

10.2.2 Detailed Design Procedure

Design of all aspects of the CDCM61004 is quite involved and software support is available to assist in part selection and phase noise simulation. This design procedure will give a quick outline of the process.

- 1. Device Selection
 - The first step is to calculate the VCO frequency given the required output frequency. The device must be able to produce the VCO frequency that can be divided down to the required output frequency.
 - The WEBENCH Clock Architect Tool from TI will aid in the selection of the right device that meets the customer's output frequencies and format requirements.
- 2. Device Configuration
 - The WEBENCH Clock Architect Tool attempts to maximize the phase detector frequency, use smallest dividers, and maximizes PLL bandwidth.

10.2.2.1 Device Selection

Use the WEBENCH Clock Architect Tool. Enter the required frequencies and formats into the tool. To use this device, find a solution using the CDCM9102.

10.2.2.1.1 Calculation Using LCM

In this example, the valid VCO frequency for CDCM9102 is 1.8 GHz.

10.2.2.2 Device Configuration

For this example, when using the WEBENCH Clock Architect Tool, the reference would have been manually entered as 25 MHz according to input frequency requirements. Enter the desired output frequencies and click on Generate Solutions. Select CDCM9102 from the solution list.

From the simulation page of the WEBENCH Clock Architect Tool, it can be seen that to maximize phase detector frequencies, the N divider is set to 24 and prescaler divider is set to 3. This results in a VCO frequency of 1.8 GHz. The output divider is set to 6. At this point the design meets all input and output frequency requirements and simulate performance on the clock outputs. Figure 18 shows the typical phase noise plot of the 100 MHz LVPECL output.

Product Folder Links: CDCM9102

Copyright © 2012-2016, Texas Instruments Incorporated



Typical Application (continued)

10.2.3 Application Curve




Figure 18. Typical Phase Noise Plot of 100 MHz LVPECL Output



11 Power Supply Recommendations

 $T_A = -40^{\circ}\text{C}$ to 85°C, VDDx = 3.3 V, OE = 1, values represent cumulative current/power on all VDDx pins.

BLOCK	CONDITION	CURRENT (mA)	DEVICE POWER (mW)	EXTERNAL RESISTOR POWER (mW)						
Entire device, core current		85	280							
	LVPECL	28	42.4	50						
Output Buffers	LVDS	20	66							
	LVCMOS	$V \times f_{out} \times (C_L + 20 \times 10^{-12}) \times 10^3$	$V^2 \times f_{\text{out}} \times (C_L + 20 \times 10^{-12}) \times 10^3$							

Table 6. Device Current Consumption

11.1 Thermal Management

To ensure optimal performance and reliability, good thermal design practices are important when using the CDCM9102. Die temperature should be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times $R_{\theta JA}$ should not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path as well as an electrical grounding to the printed circuit board (PCB). To maximize the removal of heat from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in Figure 19.




Figure 19. Recommended PCB Layout for CDCM9102

11.2 Power Supply Filtering

PLL-based frequency synthesizers are very sensitive to noise on the power supply, which can dramatically increase the jitter of the PLL. This is especially true for analog-based PLLs. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is very critical to applications. A PLL has attenuated jitter due to power supply noise at frequencies beyond the PLL bandwidth due to attenuation by the loop response.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power supply system against induced fluctuations. The bypass capacitors also provide a source of instantaneous current as required by the device output stages. Therefore, bypass capacitors must have low ESR. To properly use the bypass capacitors, they must be placed very close to the power supply pins and must be laid out with short loops to minimize inductance.

Figure 20 shows a general recommendation for decoupling the power supply. The CDCXM9102 power supplies fall into one of two categories: analog supplies (VDD3, VDD4, and VDD5), and input/output supplies (VDD1, VDD2, and VDD6). Short the analog supplies together to form the analog supply node; likewise, short the input/output supplies together to form the I/O supply node. Isolate the analog node from the PCB power supply and I/O node by inserting a ferrite bead. This helps isolate the high-frequency switching noises generated by the clock drivers and I/O from the sensitive analog supply node. Choosing an appropriate ferrite bead with low dc resistance is important, as it is imperative to maintain a voltage at the power-supply pin of the CDCM9102 that is over the minimum voltage needed for its proper operation.

Copyright © 2012–2016, Texas Instruments Incorporated



Power Supply Filtering (continued)




Figure 20. CDCM9102 Power Supply Decoupling - Power Pin Bypass Concept

12 Layout

12.1 Layout Guidelines

The CDCM9102 is a high-performance device; therefore, pay careful attention to device configuration and printed-circuit board layout with respect to power consumption. Observing good thermal layout practices enables the thermal pad on the backside of the 32-pin VQFN package to provide a good thermal path between the die contained within the package and the ambient air. This thermal pad also serves as the ground connection the device; therefore, a low inductance connection to the ground plane is essential.

12.2 Layout Example

Figure 21 shows a general recommendation of PCB layout with the CDCM9102 that ensures good system-level thermal reliability.




Figure 21. Recommended PCB Layout



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.

PCI Express is a trademark of PCI-SIG.

All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: CDCM9102

Copyright © 2012-2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

27-Jul-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
CDCM0400DLIDD	(1)	VOEN		20		(2)	CHAUDDAH	(3)	40 to 05	(4/5)	
CDCM9102RHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples
CDCM9102RHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

1	7 til dillionolollo alo nomina												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CDCM9102RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
	CDCM9102RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCM9102RHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
CDCM9102RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.