

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

March 2015



FDD2582

N-Channel PowerTrench® MOSFET 150V, 21A, 66mΩ


Features

- $r_{DS(ON)} = 58m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 7A$
- $Q_q(tot) = 19nC (Typ.), V_{GS} = 10V$
- · Low Miller Charge
- Low RR Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101

Formerly developmental type 82855

Applications

- DC/DC converters and Off-Line UPS
- · Distributed Power Architectures and VRMs
- · Primary Switch for 24V and 48V Systems
- · High Voltage Synchronous Rectifier
- · Direct Injection / Diesel Injection System
- · 42V Automotive Load Control
- · Electronic Valve Train System





MOSFET Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	150	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
1	Continuous (T _C = 25 °C, V _{GS} = 10V)	21	Α
ID	Continuous (T _C = 100 °C, V _{GS} = 10V)	15	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 52^{\circ}C/W$)	3.7	А
	Pulsed	Figure 4	А
E _{AS}	Single Pulse Avalanche Energy (Note 1)	59	mJ
	Power dissipation	95	W
P_{D}	Derate above 25°C	0.63	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252	1.58	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252	100	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.

All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD2582	FDD2582	TO-252AA	330mm	16mm	2500 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Off Characteristics							
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$)V	150	-	-	V
I _{DSS}	Zero Gate voltage Drain Current	V _{DS} = 120V		-	-	1	^
		$V_{GS} = 0V$ T_{C}	_C = 150°C	-	-	250	μΑ
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	-	4	V
r _{DS(ON)}	Drain to Source On Resistance	I _D = 7A, V _{GS} = 10V	-	0.058	0.066	
		$I_D = 4A, V_{GS} = 6V,$	-	0.066	0.099	0
		$I_D = 7A$, $V_{GS} = 10V$, $T_C = 175$ °C	-	0.151	0.172	

Dynamic Characteristics

C _{ISS}	Input Capacitance)/ - 05)/)/ -), of the original of the orig	-	1295	-	pF
C _{OSS}	Output Capacitance	$V_{DS} = 25V$, $V_{GS} = 0V$, f = 1MHz		-	145	-	pF
C _{RSS}	Reverse Transfer Capacitance			-	30	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	V_{GS} = 0V to 10V		-	19	25	nC
$Q_{g(TH)}$	Threshold Gate Charge	V_{GS} = 0V to 2V V_{DD} = 75V I_D = 7A I_g = 1.0mA	-	2.4	3.2	nC	
Q_{gs}	Gate to Source Gate Charge		-	6.2	-	nC	
Q _{gs2}	Gate Charge Threshold to Plateau		-	3.8	-	nC	
Q_{gd}	Gate to Drain "Miller" Charge			-	4.2	-	nC

Resistive Switching Characteristics $(V_{GS} = 10V)$


t_{ON}	Turn-On Time		-	-	41	ns
t _{d(ON)}	Turn-On Delay Time	$V_{DD} = 75V, I_{D} = 7A$ $V_{GS} = 10V, R_{GS} = 16\Omega$	-	8	-	ns
t _r	Rise Time		-	19	-	ns
t _{d(OFF)}	Turn-Off Delay Time		-	32	-	ns
t _f	Fall Time		-	19	-	ns
t _{OFF}	Turn-Off Time		-	-	77	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	I _{SD} = 7A	-	-	1.25	V
		I _{SD} = 4A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 7A$, $dI_{SD}/dt = 100A/\mu s$	-	-	67	ns
Q_{RR}	Reverse Recovered Charge	$I_{SD} = 7A$, $dI_{SD}/dt = 100A/\mu s$	-	-	134	nC

Notes: 1: Starting $T_J = 25^{\circ}C$, L = 1.17 mH, $I_{AS} = 10A$.








Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability

©2002 Fairchild Semiconductor Corporation FDD2582 Rev. 1.2









Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. Drain to Source On Resistance vs Drain Current

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

©2002 Fairchild Semiconductor Corporation FDD2582 Rev. 1.2

Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage





Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms






Figure 15. Unclamped Energy Test Circuit

Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The max imum r ated j unction t emperature, T $_{JM}$, an d t he thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P $_{DM}$, in an application. T herefore the application's ambient temperature, T $_{A}$ (°C), and thermal resistance R $_{\theta JA}$ (°C/W) must be reviewed to ensure that T $_{JM}$ is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In us ing su rface mount de vices suc h as t he TO-252 package, the environment in which it is applied will have a significant in fluence o n t he p art's cur rent and max imum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For no n s teady st ate applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild p rovides t hermal information to as sist t he designer's preliminary ap plication ev aluation. F igure 21 defines the R $_{\theta JA}$ for the device as a function of the top copper (component si de) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances co rresponding to other copper areas can be obtained from F igure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting
Pad Area

```
PSPICE Electrical Model
.SUBCKT FDD2582 213;
                            rev July 2002
Ca 12 8 4e-10
Cb 15 14 4.6e-10
                                                                                                  LDRAIN
Cin 6 8 1.24e-9
                                                             DPLCAP
                                                                                                           DRAIN
Dbody 7 5 DbodyMOD
                                                                                                  RLDRAIN
Dbreak 5 11 DbreakMOD
                                                                      €RSLC1
                                                                                   DBREAK 
Dplcap 10 5 DplcapMOD
                                                            RSLC2<sup>₹</sup>
                                                                          ESLC
Ebreak 11 7 17 18 160.4
                                                                                          11
Eds 14 8 5 8 1
                                                                        50
Egs 13 8 6 8 1
                                                                      ≨RDRAIN
                                                                                          17
                                                                                               DBODY
Esg 6 10 6 8 1
                                                    ESG
                                                                                  FRRFAK
Evthres 6 21 19 8 1
                                                              EVTHRES
                                                                          16
Evtemp 20 6 18 22 1
                                                                (19)
8
                                                                                    MWEAK
                                    LGATE
                                                  EVTEMP
                                            RGATE
It 8 17 1
                                                    18
22
                                                                          ←MMED
                                          I<sub>9</sub>
                                                 20
                                                                  MSTRC
                                    RLGATE
Lgate 1 9 488e-9
                                                                                                  LSOURCE
Ldrain 2 5 1.0e-9
                                                                  CIN
                                                                                                          SOURCE
Lsource 3 7 2.24e-9
                                                                                    RSOURCE
                                                                                                 RLSOURCE
RLgate 1 9 48.8
RLdrain 2 5 10
                                                                                       RBREAK
                                                      <u>13</u>
8
                                                           14
13
RLsource 3 7 22.4
                                                                                    17
                                                                                                RVTEMP
                                                   S1B
                                                            o S2B
Mmed 16 6 8 8 MmedMOD
                                                         13
                                                                  СВ
                                                                                                19
Mstro 16 6 8 8 MstroMOD
                                              CA
                                                                                   IT
Mweak 16 21 8 8 MweakMOD
                                                                                                 VBAT
                                                                     <u>5</u>
                                                      EGS
Rbreak 17 18 RbreakMOD 1
                                                                                 8
Rdrain 50 16 RdrainMOD 37e-3
Rgate 9 20 1.8
                                                                                       RVTHRES
RSLC1 5 51 RSLCMOD 1.0e-6
RSLC2 5 50 1.0e3
Rsource 8 7 RsourceMOD 11.9e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
Vbat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*42),2.5))}
.MODEL DbodyMOD D (IS=2.3E-12 RS=5.3e-3 TRS1=2.2e-3 TRS2=4.5e-7
+ CJO=8.8e-10 M=0.64 TT=3.8e-8 XTI=4.2)
.MODEL DbreakMOD D (RS=0.4 TRS1=1.4e-3 TRS2=-5e-5)
.MODEL DplcapMOD D (CJO=2.75e-10 IS=1.0e-30 N=10 M=0.67)
.MODEL MmedMOD NMOS (VTO=3.76 KP=2.7 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.64)
.MODEL MstroMOD NMOS (VTO=4.25 KP=30 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=3.2 KP=0.068 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=16.4 RS=0.1)
.MODEL RbreakMOD RES (TC1=1.1e-3 TC2=-1.1e-8)
.MODEL RdrainMOD RES (TC1=1.0e-2 TC2=2.6e-5)
.MODEL RSLCMOD RES (TC1=2.7e-3 TC2=2.0e-6)
.MODEL RsourceMOD RES (TC1=1.0e-3 TC2=1.0e-6)
.MODEL RvthresMOD RES (TC1=-3.9e-3 TC2=-1.7e-5)
.MODEL RytempMOD RES (TC1=-3.7e-3 TC2=1.9e-6)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.0 VOFF=-2.0)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.0 VOFF=-5.0)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.4 VOFF=0.3)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.3 VOFF=-0.4)
FNDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley.
```

SABER Electrical Model REV July 2002 ttemplate FDD2582 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=2.3e-12,rs=5.3e-3,trs1=2.2e-3,trs2=4.5e-7,cjo=8.8e-10,m=0.64,tt=3.8e-8,xti=4.2) dp..model dbreakmod = (rs=0.4,trs1=1.4e-3,trs2=-5.0e-5) dp..model dplcapmod = (cjo=2.75e-10,isl=10.0e-30,nl=10,m=0.67) m..model mmedmod = (type=_n,vto=3.76,kp=2.7,is=1e-30, tox=1) m..model mstrongmod = (type=_n,vto=4.25,kp=30,is=1e-30, tox=1) m..model mweakmod = $(type=_n, vto=3.2, kp=0.068, is=1e-30, tox=1, rs=0.1)$ sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5.0,voff=-2.0) LDRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2.0,voff=-5.0) DRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.4,voff=0.3) sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.4) RLDRAIN c.ca n12 n8 = 4e-10 **≸**RSLC1 c.cb n15 n14 = 4.6e-10 51 RSLC2 ₹ c.cin n6 n8 = 1.24e-9(♥) ISCL dp.dbody n7 n5 = model=dbodymod DBREAK 50 dp.dbreak n5 n11 = model=dbreakmod **≷**RDRAIN dp.dplcap n10 n5 = model=dplcapmod ESG $\left(\frac{6}{8}\right)$ 11 DBODY **EVTHRES** spe.ebreak n11 n7 n17 n18 = 160.4 21 **▼** MWEAK LGATE EVTEME spe.eds n14 n8 n5 n8 = 1 **RGATE** spe.egs n13 n8 n6 n8 = 1 (18 22 **★**MMED FRRFAM **J** 9 ₩. spe.esg n6 n10 n6 n8 = 1 20 MSTRO RLGATE spe.evthres n6 n21 n19 n8 = 1 LSOURCE spe.evtemp n20 n6 n18 n22 = 1 CIN SOURCE i.it n8 n17 = 1RSOURCE RLSOURCE I.lgate n1 n9 = 4.88e-9RBREAK I.ldrain n2 n5 = 1.0e-917 18 I.lsource n3 n7 = 2.24e-9**₹**RVTEMP res.rlgate n1 n9 = 48.8 CR 19 CA IT 14 res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 22.4 8 EGS **EDS** m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u **RVTHRES** m.mweak n16 n21 n8 n8 = model=mweakmod, I=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-1.1e-8 res.rdrain n50 n16 = 37e-3, tc1=1.0e-2,tc2=2.6e-5 res.rgate n9 n20 = 1.8 res.rslc1 n5 n51 = 1.0e-6, tc1=2.7e-3,tc2=2.0e-6 res.rslc2 n5 n50 = 1.0e3 res.rsource n8 n7 = 11.9e-3, tc1=1.0e-3,tc2=1.0e-6 res.rvthres n22 n8 = 1, tc1=-3.9e-3,tc2=-1.7e-5 res.rvtemp n18 n19 = 1, tc1=-3.7e-3,tc2=1.9e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl |sc| = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/42))** 2.5))

©2002 Fairchild Semiconductor Corporation FDD2582 Rev. 1.2

SPICE Thermal Model JUNCTION REV 19 July 2002 FDD2582 CTHERM1 TH 6 1.6e-3 CTHERM2 6 5 4.5e-3 CTHERM3 5 4 5.0e-3 RTHERM1 CTHERM1 CTHERM4 4 3 8.0e-3 CTHERM5 3 2 8.2e-3 CTHERM6 2 TL 4.7e-2 6 RTHERM1 TH 6 3.3e-2 RTHERM2 6 5 7.9e-2 RTHERM3 5 4 9.5e-2 RTHERM2 CTHERM2 RTHERM4 4 3 1.4e-1 RTHERM5 3 2 2.9e-1 RTHERM6 2 TL 6.7e-1 5 SABER Thermal Model SABER thermal model FDD2582 template thermal_model th tl RTHERM3 CTHERM3 thermal c th, tl ctherm.ctherm1 th 6 =1.6e-3 4 ctherm.ctherm2 6 5 =4.5e-3 ctherm.ctherm3 5 4 =5.0e-3 ctherm.ctherm4 4 3 =8.0e-3 ctherm.ctherm5 3 2 =8.2e-3 RTHERM4 CTHERM4 ctherm.ctherm6 2 tl =4.7e-2 rrtherm.rtherm1 th 6 =3.3e-2 rtherm.rtherm2 6 5 = 7.9e-2 3 rtherm.rtherm3 5 4 = 9.5e-2 rtherm.rtherm4 4 3 =1.4e-1 rtherm.rtherm5 3 2 =29e-1 CTHERM5 RTHERM5 rtherm.rtherm6 2 tl =6.7e-1 2 RTHERM6 CTHERM6 tl CASE



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative