

## FEATURES

- ESD Protection for RS-232 Bus Pins
  - ±15-kV Human-Body Model
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates at 5-V V<sub>cc</sub> Supply
- Operates Up to 120 kbit/s
- External Capacitors . . . 4  $\times$  0.1  $\mu$ F
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

## **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

## **DESCRIPTION/ORDERING INFORMATION**

The MAX202 device consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 5-V supply. The device operates at data signaling rates up to 120 kbit/s and a maximum of 30-V/µs driver output slew rate.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	MAX202CN	MAX202CN
	SOIC - D	Tube of 40	MAX202CD	MAX202C
	3010 - 0	Reel of 2500	MAX202CDR	MAX202C
0°C to 70°C	SOIC - DW	Tube of 40	MAX202CDW	MAX202C
	50IC - DVV	Reel of 2000	MAX202CDWR	MAX202C
	TSSOP – PW	Tube of 90	MAX202CPW	MA202C
		Reel of 2000	MAX202CPWR	MA202C
	PDIP – N	Tube of 25	MAX202IN	MAX202IN
	SOIC - D	Tube of 40	MAX202ID	MAX202I
	50IC - D	Reel of 2500	MAX202IDR	MAX2021
–40°C to 85°C	SOIC - DW	Tube of 40	MAX202IDW	MAX202I
	3010 - 010	Reel of 2000	MAX202IDWR	
		Tube of 90	MAX202IPW	MB202I
	TSSOP – PW Reel of 2000		MAX202IPWR	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D, DW, N, OR PW PACKAGE (TOP VIEW)								
C1+ [ V+ [ C1- [ C2+ [ C2- [ V- [ DOUT2 [ RIN2 ]	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	] V <sub>cc</sub> ] GND ] DOUT1 ] RIN1 ] ROUT1 ] DIN1 ] DIN2 ] ROUT2					

#### **Function Tables**

## EACH DRIVER<sup>(1)</sup>

INPUT D <sub>IN</sub>	OUTPUT D <sub>OUT</sub>
L	Н
Н	L


(1) H = high level, L = low level

### EACH RECEIVER<sup>(1)</sup>

INPUT R <sub>IN</sub>	OUTPUT R <sub>OUT</sub>
L	Н
Н	L
Open	Н

 (1) H = high level, L = low level, Open = input disconnected or connected driver off

## LOGIC DIAGRAM (POSITIVE LOGIC)



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.3	6	V
V+	Positive charge pump voltage range <sup>(2)</sup>		V <sub>CC</sub> – 0.3	14	V
V–	Negative charge pump voltage range <sup>(2)</sup>		-14	0.3	V
<i>\</i> /	Input voltage range	Drivers	-0.3	V+ + 0.3	V
VI		Receivers		±30	V
.,	Output voltage range	Drivers	V0.3	V+ + 0.3	
Vo		Receivers	-0.3	V <sub>CC</sub> + 0.3	V
D <sub>OUT</sub>	Short-circuit duration			Continuous	
		D package		73	
0		DW package		57	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(3)(4)</sup>	N package		67	°C/W
		PW package		108	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

Maximum power dissipation is a function of  $T_{I}(max)$ ,  $\theta_{IA}$ , and  $T_{A}$ . The maximum allowable power dissipation at any allowable ambient (3) temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating a the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

(4)

## Recommended Operating Conditions<sup>(1)</sup>

(see Figure 4)

			MIN	NOM	MAX	UNIT
	Supply voltage		4.5	5	5.5	V
VIH	Driver high-level input voltage	D <sub>IN</sub>	2			V
VIL	Driver low-level input voltage	D <sub>IN</sub>			0.8	V
	Driver input voltage	D <sub>IN</sub>	0		5.5	V
VI	Receiver input voltage		-30		30	v
т	Operating free-air temperature	MAX202C	0		70	°C
A		MAX2021	-40		85	

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V ±0.5 V.

## Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I	CC Suppy current	No load, $V_{CC} = 5 V$		8	15	mA

SLLS576E-JULY 2003-REVISED APRIL 2007

### **DRIVER SECTION**

## Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

TEXAS **STRUMENTS** 

www.ti.com

	PARAMETER	TEST CONI	DITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$D_{OUT}$ at $R_L = 3 k\Omega$ to GND,	D <sub>IN</sub> = GND	5	9		V
V <sub>OL</sub>	Low-level output voltage	$D_{OUT}$ at $R_L = 3 k\Omega$ to GND,	$D_{IN} = V_{CC}$	-5	-9		V
I <sub>IH</sub>	High-level input current	$V_{I} = V_{CC}$			15	200	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at 0 V			-15	-200	μA
$I_{OS}^{(3)}$	Short-circuit output current	V <sub>CC</sub> = 5.5 V	$V_0 = 0 V$		±10	±60	mA
r <sub>O</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V	$V_0 = \pm 2 V$	300			Ω

(1) Test conditions are C1–C4 = 0.1  $\mu F$  at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

(2) All typical values are at  $V_{CC} = 5$  V, and  $T_A = 25^{\circ}$ C. (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

## Switching Characteristics<sup>(1)</sup>

over recommended ranges of suply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	$C_{L} = 50$ to 1000 pF,	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,	120			kbit/s
	Maximum data fate	One D <sub>OUT</sub> switching,	See Figure 1	120			KDII/S
	Propagation delay time, low- to	C <sub>L</sub> = 2500 pF,	$R_L = 3 k\Omega$ ,		2		
t <sub>PLH(D)</sub>	high-level output	All drivers loaded,	See Figure 1	2	2		μs
+	Propagation delay time, high- to low-level output	C <sub>L</sub> = 2500 pF,	$R_L = 3 k\Omega$ ,	2			
t <sub>PHL(D)</sub>		All drivers loaded,	See Figure 1				μs
+	Pulse skew <sup>(3)</sup>	$C_{L} = 150$ to 2500 pF,	$C_{L} = 150 \text{ to } 2500 \text{ pF}, \qquad R_{L} = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$		300		ns
t <sub>sk(p)</sub>	Pulse skew (9)		See Figure 2	300			115
SD(tr)	Slew rate, transition region	$C_{L} = 50$ to 1000 pF,	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,	2	6	30	Mue
SR(tr)	(see Figure 1)	$V_{CC} = 5 V$		3		30	V/μs

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

## **ESD** Protection

PIN	TEST CONDITIONS	TYP	UNIT
D <sub>OUT</sub> , R <sub>IN</sub>	Human-body model	±15	kV

## **RECEIVER SECTION**

## Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (seeFigure 4)

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1 \text{ mA}$		3.5	$V_{CC} - 0.4$		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA				0.4	V
$V_{IT+}$	Positive-going input threshold voltage	$V_{CC} = 5 V,$	$T_A = 25^{\circ}C$		1.7	2.4	V
V <sub>IT-</sub>	Negative-going input threshold voltage	$V_{CC} = 5 V,$	$T_A = 25^{\circ}C$	0.8	1.2		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )			0.2	0.5	1	V
r <sub>i</sub>	Input resistance	$V_{I} = \pm 3 V \text{ to } \pm 25 V$	/	3	5	7	kΩ

Test conditions are C1–C4 = 0.1  $\mu F$  at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)


## Switching Characteristics<sup>(1)</sup>

over recommended ranges of suply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
t <sub>PLH(R)</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF		0.5	10	μs
t <sub>PHL(R)</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF		0.5	10	μs
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>			300		ns

SLLS576E-JULY 2003-REVISED APRIL 2007


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 1. Driver Slew Rate



NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 2. Driver Pulse Skew




B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 3. Receiver Propagation Delay Times

SLLS576E-JULY 2003-REVISED APRIL 2007

**APPLICATION INFORMATION** 



<sup>†</sup> C3 can be connected to  $V_{CC}$  or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

#### Figure 4. Typical Operating Circuit and Capacitor Values

#### **Capacitor Selection**

The capacitor type used for C1–C4 is not critical for proper operation. The MAX202 requires 0.1- $\mu$ F capacitors, although capacitors up to 10 µF can be used without harm. Ceramic dielectrics are suggested for the 0.1-µF capacitors. When using the minimum recommended capacitor values, make sure the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (e.g., 2×) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on V+ and V-.

Use larger capacitors (up to 10 µF) to reduce the output impedance at V+ and V-.

Bypass V<sub>CC</sub> to ground with at least 0.1 µF. In applications sensitive to power-supply noise generated by the charge pumps, decouple V<sub>CC</sub> to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1-C4).

### **ESD** Protection

TI MAX202 devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of  $\pm 15$ -kV when powered down.

SLLS576E-JULY 2003-REVISED APRIL 2007



## **APPLICATION INFORMATION (continued)**

## **ESD Test Conditions**

Stringent ESD testing is performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

## Human-Body Model (HBM)

The HBM of ESD testing is shown in Figure 5. Figure 6 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the device under test (DUT) through a 1.5-k $\Omega$  resistor.




Figure 5. HBM ESD Test Circuit




Figure 6. Typical HBM Current Waveform

### Machine Model (MM)

The MM ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test no longer is as pertinent to the RS-232 pins.



10-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MAX202CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX202C	Samples
MAX202CPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA202C	Samples
MAX202CPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA202C	Samples
MAX202CPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA202C	Samples
MAX202ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples



10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MAX202IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX202I	Samples
MAX202IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	Samples
MAX202IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	Samples
MAX202IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB202I	Samples
MAX202IPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB2021	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

10-Jun-2014

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX202CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX202CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX202CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX202IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX202IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX202IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX202CDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX202CDWR	SOIC	DW	16	2000	367.0	367.0	38.0
MAX202CPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MAX202IDR	SOIC	D	16	2500	333.2	345.9	28.6
MAX202IDWR	SOIC	DW	16	2000	367.0	367.0	38.0
MAX202IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



## LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated