



DUAL PROCESSOR SUPERVISORS

FEATURES

- . Dual Supervisory Circuits for DSP- and **Processor-Based Systems**
- **Power-On Reset Generator with Fixed Delay** Time of 200ms; no External Capacitor Needed
- Watchdog Timer Retriggers the RESET Output at SENSEn ≥ V_{IT+}
- **Temperature-Compensated Voltage Reference**
- Maximum Supply Current of 40µA
- Supply Voltage Range: 2.7V to 6V
- Defined RESET Output From V_{DD} ≥ 1.1V
- **MSOP-8 and SO-8 Packages**
- Temperature Range: -40°C to +85°C

APPLICATIONS


- **Processor Supply Monitoring**
- **Industrial Equipment**
- **Automotive Systems**
- Portable/Battery-Powered Equipment
- **Wireless Communication Systems**
- **Notebook/Desktop Computers**


DESCRIPTION

The TPS3305 family is a series of micropower supply voltage supervisors designed for circuit initialization. Its dual monitor topology is well-suited to use in DSP and processor-based systems, which often require two supply voltages, core and I/O.

RESET is asserted when the voltage at either SENSEn pin falls below its threshold voltage, VIT. When both SENSEn pins are again above their respective threshold voltages, RESET is held low for the factory-programmed delay time (200ms typ). RESET is also asserted if the watchdog input (WDI) is not toggled for more than 1.6s typ.

The TPS3305-xx devices are available in either 8-pin MSOP or SO packages, and are specified for operation over a temperature range of -40°C to +85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

	NOMINAL SUPER	RVISED VOLTAGE	THRESHOLD VOLTAGE (TYP)			
DEVICE	SENSE1	SENSE2	SENSE1	SENSE2		
TPS3305-18	3.3 V	1.8 V	2.93 V	1.68 V		
TPS3305-25	3.3 V	2.5 V	2.93 V	2.25 V		
TPS3305-33	5.0 V	3.3 V	4.55 V	2.93 V		

⁽¹⁾ For the most current specifications and package information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating junction temperature range (unless otherwise noted).

	UNIT
Supply voltage range, V _{DD}	-0.3V to +7V
V_{MR}, V_{WDI}	$-0.3V$ to V_{DD} + $0.3V$
Input voltage at SENSE1 and SENSE2, V _I	$(V_{DD} + 0.3)V_{IT} / 1.25V$
V _{RESET} , V _{RESET}	-0.3V to +7V
Maximum low output current, I _{OL}	5mA
Maximum high output current, I _{OH}	–5mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±20mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±20mA
Continuous total power dissipation	See Dissipation Ratings Table
Operating junction temperature range, T _J	-40°C to +85°C
Storage temperature range, T _{stg}	−65°C to +150°C
Soldering temperature	+260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS TABLE

PACKAGE	T _A ≤ +25°C POWER RATING	DERATING FACTOR ABOVE T _A = +25°C	T _A = +70°C POWER RATING	T _A = +85°C POWER RATING		
DGN	2.14W	17.1mW/°C	1.37W	1.11W		
D	725mW	5.8mW/°C	464mW	377mW		

Product Folder Link(s): TPS3305

⁽²⁾ All voltage values are with respect to GND.



ELECTRICAL CHARACTERISTICS

Over operating junction temperature range (unless otherwise noted).


				TPS	3305-xx		
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range	ut supply range					V
T _J	Operating junction temperature ra	ange		-40		+85	°C
			$V_{DD} = 2.7V \text{ to } 6V,$ $I_{OH} = -20\mu\text{A}$	V _{DD} - 0.2V			V
V _{OH}	High-level output voltage		$V_{DD} = 3.3V, I_{OH} = -2mA$	V _{DD} - 0.4V			V
			$V_{DD} = 6V$, $I_{OH} = -3mA$	V _{DD} - 0.4V			V
			$V_{DD} = 2.7V \text{ to 6V},$ $I_{OL} = 20\mu\text{A}$			0.2	V
V_{OL}	Low-level output voltage		$V_{DD} = 3.3V, I_{OL} = 2mA$			0.4	V
			$V_{DD} = 6V$, $I_{OL} = 3mA$			0.4	V
	Power-up reset voltage ⁽¹⁾		$V_{DD} \ge 1.1V, I_{OL} = 20\mu A$			0.4	V
				1.64	1.68	1.72	V
		VSENSE1,	$V_{DD} = 2.7V \text{ to } 6V,$	2.20	2.25	2.30	V
		VSENSE2	$T_A = 0$ °C to +85°C	2.86	2.93	2.93 3.0 4.55 4.64 1.68 1.73 2.25 2.32 2.93 3.02 4.55 4.67	V
	Negative-going input threshold			4.46	4.55	4.64	V
V_{IT-}	voltage ⁽²⁾			1.64	1.68	1.73	V
		VSENSE1,	$V_{DD} = 2.7V \text{ to } 6V,$	2.20	2.25	2.32	V
		VSENSE2	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.86	2.93	1.73 2.32 3.02	V
				4.46	4.55		V
			V _{IT} = 1.68V		15		mV
V_{hys}			V _{IT} = 2.25V		20		mV
	Hysteresis at VSENSEn input		V _{IT} = 2.93V		30		mV
			V _{IT} = 4.55V		40		3 V 2 V 2 V 7 V mV mV mV mV μA
I _{H(AV)}	Average high-level input current	WDI	WDI = V_{DD} = 6V Time average (dc = 88%)		100	150	μΑ
$I_{L(AV)}$	Average low-level input current	WDI	WDI = 0V, V_{DD} = 6V Time average (dc = 12%)		-15	-20	μΑ
V _{IH}	High-level input voltage at \overline{MR} ar			0.7 x V _{DD}			V
V_{IL}	Low-level input voltage at MR an	d WDI			(0.3 x V _{DD}	V
Δt / ΔV	Input transition rise and fall rate a	at MR				4.67 150 -20 0.3 x V _{DD} 50 170 -180 8	ns/V
		WDI	$WDI = V_{DD} = 6V$		120	170	μΑ
	High lovel input access	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 6V$		-130	-180	μΑ
I _H	High-level input current	SENSE1	VSENSE1 = V _{DD} = 6V		5	8	μΑ
		SENSE2	VSENSE2 = V _{DD} = 6V		6	0.2 0.4 0.4 1.72 2.30 3.0 4.64 1.73 2.32 3.02 4.67 150 -20 3 x V _{DD} 50 170 -180	μΑ
		WDI	$WDI = 0V, V_{DD} = 6V$		-120	-170	μΑ
IL	Low-level input current	MR	$\overline{MR} = 0V, V_{DD} = 6V$		-430	-600	μΑ
		SENSEn	VSENSE1,2 = 0V	-1		1	μΑ
I _{DD}	Supply current	I				40	<u>.</u> μΑ
Cı	Input capacitance		$V_I = 0V \text{ to } V_{DD}$		10	рF	•

Submit Documentation Feedback

 ⁽¹⁾ The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥15 μs/V.
 (2) To ensure best stability of the threshold voltage, a bypass capacitor (0.1 μF ceramic) should be placed close to the supply terminals.







TIMING REQUIREMENTS

At V_{DD} = 2.7V to 6V, R_L = 1M Ω , C_L = 50pF, and T_J = +25°C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SENSEn	$V_{SENSEnL} = V_{IT-} -0.2V$, $V_{SENSEnH} = V_{IT+} +0.2V$	6			μs
t _w	Pulse width	MR	V 07×V V 02×V	100			ns
	W	WDI	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$	100			ns

SWITCHING CHARACTERISTICS

At V_{DD} = 2.7V to 6V, R_L = 1M Ω , C_L = 50pF, and T_J = +25°C.

	PARAMETEI	र	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{t(out)}	Watchdog time-out		$V_{I(SENSEn)} \ge V_{IT+} + 0.2V, \overline{MR} \ge 0.7 \times V_{DD}$ See Timing Diagram	1.1	1.6	2.3	s
t _d	Delay time		$V_{I(SENSEn)} \ge V_{IT+} + 0.2V, \overline{MR} \ge 0.7 \times V_{DD}$ See Timing Diagram	140	200	280	ms
t _{PHL}	Propagation (delay) time, high-to-low level output	MR to RESET, MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} + 0.2V,$ $V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
t _{PLH}	Propagation (delay) time, low-to-high level output	MR to RESET, MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} + 0.2V,$ $V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
t _{PHL}	Propagation (delay) time, high-to-low level output	SENSEn to RESET, SENSEn to RESET	$\frac{V_{IH}}{MR} = V_{IT+} + 0.2V, V_{IL} = V_{IT-} -0.2V,$ $\frac{V_{IH}}{MR} \ge 0.7 \times V_{DD}$		1	5	μs
t _{PLH}	Propagation (delay) time, low-to-high level output	SENSEn to RESET, SENSEn to RESET	$\frac{V_{IH}=V_{IT+}+0.2V,\ V_{IL}=V_{IT-}\ -0.2V,}{\overline{MR}\geq 0.7\times V_{DD}}$		1	5	μs

Submit Documentation Feedback




DEVICE INFORMATION

FUNCTION/TRUTH TABLE(1)

MR	SENSE1 > V _{IT1}	SENSE2 > V _{IT2}	RESET	RESET
L	X	X	L	Н
Н	0	0	L	Н
Н	0	1	L	Н
Н	1	0	L	Н
Н	1	1	Н	L

(1) X = Don't care

FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

TEI	RMINAL	
NAME	NO.	DESCRIPTION
GND	4	Ground
MR	7	Manual reset
RESET	5	Active-low reset output
RESET	6	Active-high reset output
SENSE1	1	Sense voltage input 1
SENSE2	2	Sense voltage input 2
WDI	3	Watchdog timer input
V _{DD}	8	Supply voltage




TYPICAL CHARACTERISTICS






INPUT CURRENT vs INPUT VOLTAGE AT $\overline{\text{MR}}$ 100 $V_{DD} = 6V$ $T_J = +25^{\circ}C$ 0 -100 -200 I₁ - Input Current - μA -300 -400 -500 -600 -700 -800 -900 -1 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 V_I - Input Voltage at \overline{MR} - V Figure 3.





TYPICAL CHARACTERISTICS (continued)








Figure 7.









31-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sampl
TPS3305-18D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518	Sampl
TPS3305-18DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518	Sampl
TPS3305-18DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM	Sampl
TPS3305-18DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM	Samp
TPS3305-18DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM	Samp
TPS3305-18DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM	Samp
TPS3305-18DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518	Samp
TPS3305-18DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518	Samp
TPS3305-25D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525	Samp
TPS3305-25DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525	Samp
TPS3305-25DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN	Samp
TPS3305-25DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN	Samp
TPS3305-25DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN	Samp
TPS3305-25DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN	Samp
TPS3305-25DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525	Samp
TPS3305-25DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525	Samj
TPS3305-33D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533	Samj



www.ti.com

PACKAGE OPTION ADDENDUM

31-Dec-2016

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS3305-33DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533	Samples
TPS3305-33DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO	Samples
TPS3305-33DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO	Samples
TPS3305-33DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO	Samples
TPS3305-33DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO	Samples
TPS3305-33DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533	Samples
TPS3305-33DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

31-Dec-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3305-18DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-18DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3305-25DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-25DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3305-33DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3305-18DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TPS3305-18DR	SOIC	D	8	2500	367.0	367.0	38.0
TPS3305-25DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TPS3305-25DR	SOIC	D	8	2500	367.0	367.0	38.0
TPS3305-33DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TPS3305-33DR	SOIC	D	8	2500	367.0	367.0	38.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



DGN (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.