

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013

具有 DCS-Control[™] 的 3V-17V 1A 降压转换器

查询样品: TPS62160, TPS62161, TPS62162, TPS62163

特性

- DCS-Control[™] 拓扑技术
- 输入电压范围: 3V 至 17V
- 高达 1A 输出电流
- 从 0.9V 至 6V 的可调节输出电压范围
- 固定输出电压版本
- 无缝省电模式转换
- 典型值为 17µA 的静态电流
- 电源正常输出
- 100% 占空比模式
- 短路保护
- 过温保护
- 采用微型小外形尺寸 (MSOP)-8 封装和 2 × 2 mm 小外形尺寸无引线 (WSON)-8 封装

应用范围

- 标准 12V 导轨式电源
- 单一或者多个锂离子电池供电的负载点 (POL) 电源
- 低压降稳压器 (LDO) 替代产品
- 嵌入式系统
- 数码相机、数码摄像机
- 移动个人电脑 (PC)、平板电脑、调制解调器 (Modem)

说明


TLV6216X 是一款易于使用的同步降压 DC-DC 转换器,其针对高功率密度应用进行了优化。 典型 2.25MHz 高开关频率允许使用小型电感器并且通过使用 DCS-Control[™] 拓扑技术提供快速瞬态响应以及高输出电压精度。

借助它的 3V 至 17V 宽运行输入电压范围,此器件非 常适合用于由锂离子或者其它电池以及由 12V 中间电 源轨供电的系统。它在输出电压介于 0.9V 至 6V 之间 时支持高达 1A 的持续输出电流(使用 100% 占空比模 式)。

通过配置使能和开漏电源正常引脚也有可能实现电源排 序。

在省电模式下,此器件显示来自 VIN 的静态电流大约 为 17μA。 如果负载小,则自动且无缝进入省电模式以 在全部负载范围内保持高效率。 在关断模式下,此器 件被关闭且关断流耗少于 2μA。

提供此器件的可调和固定输出电压版本,并可采用尺寸为2x2mm的8引脚WSON (DSG)封装或者8引脚MSOP (DGK)封装内。






图 1. 典型应用和效率

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DCS-Control is a trademark of Texas Instruments.

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013

TEXAS INSTRUMENTS

www.ti.com.cn



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

| T _A | OUTPUT VOLTAGE | PART NUMBER ⁽²⁾ | PACKAGE | ORDERING | PACKAGE MARKING |
|----------------|----------------|----------------------------|------------|-------------|--------------------|
| | adjustable | TPS62160 | | TPS62160DSG | QTV |
| -40°C to 85°C | 1.8 V | TPS62161 | | TPS62161DSG | QUB |
| | 3.3 V | TPS62162 | 8-Pin WSON | TPS62162DSG | QUC |
| | 5.0 V | TPS62163 | | TPS62163DSG | QUD |
| | adjustable | TPS62160 | 8-Pin MSOP | TPS62160DGK | 62160 |

(1) For detailed ordering information please check the PACKAGE OPTION ADDENDUM section at the end of this datasheet.

(2) Contact the factory to check availability of other fixed output voltage versions.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | VALUE | UNIT |
|----------------------------------|---|------------------------------|------|
| | VIN | -0.3 to 20 | V |
| Pin voltage range ⁽²⁾ | EN, SW | –0.3 to V _{IN} +0.3 | V |
| | FB, PG, VOS | –0.3 to 7 | V |
| Power Good sink current PG | | 10 | mA |
| | Operating junction temperature range, T_J | -40 to 125 | ů. |
| Temperature range | Storage temperature range, T _{stg} | -65 to 150 | ιC. |
| ESD rating ⁽³⁾ | HBM Human body model | 2 | kV |
| | CDM Charge device model | 0.5 | kV |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

THERMAL INFORMATION

| | | TPS6 | 216X | |
|-------------------------------|--|-----------------|-----------------|-------|
| THERMAL METRIC ⁽¹⁾ | | DSG (8) PINS | DGK (8) PINS | UNITS |
| θ_{JA} | Junction-to-ambient thermal resistance | 61.8 | 184.3 | |
| $\theta_{\text{JC(TOP)}}$ | Junction-to-case(top) thermal resistance | 61.3 | 74.6 | |
| θ_{JB} | Junction-to-board thermal resistance | 15.5 | 105.8 | 00044 |
| Ψ _{JT} | Junction-to-top characterization parameter | 0.4 | 13.3 | °C/W |
| Ψ _{JB} | Junction-to-board characterization parameter | 15.4 | 104.2 | |
| θ _{JC(BOTTOM)} | Junction-to-case(bottom) thermal resistance | 8.6 | - | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | MIN | ΤΥΡ | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply Voltage, V _{IN} | 3 | | 17 | V |
| Operating free air temperature, T _A | | | 85 | °C |
| Operating junction temperature, T _J | | | 125 | °C |



ELECTRICAL CHARACTERISTICS

over free-air temperature range (T_A=-40°C to +85°C), typical values at V_{IN}=12V and T_A=25°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | ΤΥΡ | MAX | UNIT | |
|---------------------|--|--|------|------|------|-------|--|
| SUPPLY | (| · | · | | | | |
| V _{IN} | Input Voltage Range ⁽¹⁾ | | 3 | | 17 | V | |
| l _Q | Operating Quiescent Current | EN=High, I _{OUT} =0mA, device not switching | | 17 | 25 | μA | |
| I _{SD} | Shutdown Current ⁽²⁾ | EN=Low | | 1.5 | 4 | μA | |
| V | Undervoltage Lockout | Falling Input Voltage | 2.6 | 2.7 | 2.82 | V | |
| V _{UVLO} | Threshold | Hysteresis | | 180 | | mV | |
| T _{SD} | Thermal Shutdown Temperature | | | 160 | | °C | |
| - | Thermal Shutdown Hysteresis | | | 20 | | | |
| CONTR | OL (EN, PG) | | | | | | |
| V _{EN_H} | High Level Input Threshold Voltage (EN) | | 0.9 | | | V | |
| V _{EN_L} | Low Level Input Threshold Voltage (EN) | | | | 0.3 | V | |
| I _{LKG_EN} | Input Leakage Current (EN) | EN=V _{IN} or GND | | 0.01 | 1 | μA | |
| V | Rower Cood Threshold Voltage | Rising (%V _{OUT}) | 92 | 95 | 98 | % | |
| V _{TH_PG} | Power Good Threshold Voltage | Falling (%V _{OUT}) | 87 | 90 | 93 | | |
| V _{OL_PG} | Power Good Output Low | I _{PG} =-2mA | | 0.07 | 0.3 | V | |
| I _{LKG_PG} | Input Leakage Current (PG) | V _{PG} =1.8V | | 1 | 400 | nA | |
| POWER | SWITCH | | | | | | |
| | High-Side MOSFET ON- | V _{IN} ≥6V | | 300 | 600 | mΩ | |
| Р | Resistance | V _{IN} =3V | | 430 | | 11122 | |
| R _{DS(ON)} | Low-Side MOSFET ON- | V _{IN} ≥6V | | 120 | 200 | | |
| | Resistance | V _{IN} =3V | | 165 | | mΩ | |
| I _{LIMF} | High-Side MOSFET Forward Current Limit ⁽³⁾ | V _{IN} =12V, T _A =25°C | 1.45 | 1.95 | 2.45 | А | |
| OUTPU | Т | | · | | | | |
| VREF | Internal Reference Voltage ⁽⁴⁾ | | | 0.8 | | V | |
| I _{LKG_FB} | Pin Leakage Current (FB) | TPS62160, V _{FB} =1.2V | | 5 | 400 | nA | |
| | Output Voltage Range (TPS62160) | $V_{IN} \ge V_{OUT}$ | 0.9 | | 6.0 | V | |
| | Initial Output Voltage | WM mode operation, $V_{IN} \ge V_{OUT} + 1V$ -3 | | | 3 | 0/ | |
| V _{OUT} | Accuracy ⁽⁵⁾ | Power Save Mode operation, C _{OUT} =22µF | -3.5 | | 4 | - % | |
| • UU I | DC Output Voltage Load Regulation | V _{IN} =12V, V _{OUT} =3.3V, PWM mode operation | | 0.05 | | % / A | |
| | DC Output Voltage Line Regulation | $3V \le V_{IN} \le 17V$, $V_{OUT}=3.3V$, $I_{OUT}=0.5A$, PWM mode operation | | 0.02 | | % / V | |

(1) The device is still functional down to Under Voltage Lockout (see parameter V_{UVLO}).

(2) Current into VIN pin.


(3) This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see Current Limit And Short Circuit Protection section).

(4) This is the voltage regulated at the FB pin.

(5) This is the accuracy provided by the device itself (line and load regulation effects are not included). For fixed voltage versions, the (internal) resistive feedback divider is included.



DEVICE INFORMATION



Terminal Functions


| PIN ⁽¹⁾ | | 1/0 | DESCRIPTION | | | |
|---------------------------------------|-----|-----|---|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | |
| PGND | 1 | | Power ground | | | |
| VIN | 2 | I | Supply voltage | | | |
| EN | 3 | I | Enable input (High = enabled, Low = disabled) | | | |
| AGND | 4 | | alog Ground | | | |
| FB | 5 | I | /oltage feedback of adjustable version. Connect resistive voltage divider to this pin. It is recommended to connect FB to AGND on fixed output voltage versions for improved thermal performance. | | | |
| VOS | 6 | I | Dutput voltage sense pin and connection for the control loop circuitry. | | | |
| SW | 7 | 0 | Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and butput capacitor. | | | |
| PG | 8 | 0 | Output power good (High = VOUT ready, Low = VOUT below nominal regulation) ; open drain (requires pull-up resistor; goes high impedance, when device is switched off) | | | |
| Exposed Thermal Pad ⁽²⁾ | | | Must be connected to AGND. Must be soldered to achieve appropriate power dissipation and mechanical reliability. | | | |

(1) For more information about connecting pins, see DETAILED DESCRIPTION and APPLICATION INFORMATION sections.

(2) The exposed thermal pad is available with the DSG package only, not with DGK package.



ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013



FUNCTIONAL BLOCK DIAGRAM

(see Detailed Description section).

Figure 2. TPS62160 (adjustable output voltage)

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013



www.ti.com.cn




Figure 3. TPS62161/2/3 (fixed output voltage)



TPS62160 TPS62161, TPS62162, TPS62163 ZHCS504B – NOVEMBER 2011 – REVISED AUGUST 2013

www.ti.com.cn

PARAMETER MEASUREMENT INFORMATION

List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER |
|-----------|-----------------------------------|--------------------------------|
| IC | 17V, 1A Step-Down Converter, WSON | TPS62160DSG, Texas Instruments |
| L1 | 2.2uH, 1.4A, 3 x 2.8 x 1.2 mm | VLF3012ST-2R2M1R4, TDK |
| Cin | 10μF, 25V, Ceramic | Standard |
| Cout | 22µF, 6.3V, Ceramic | Standard |
| R1 | depending on Vout | |
| R2 | depending on Vout | |
| R3 | 100kΩ, Chip, 0603, 1/16W, 1% | Standard |




Figure 4. Measurement Setup

TYPICAL CHARACTERISTICS


| | Table of Graphs | |
|------------------------|--|---------|
| | DESCRIPTION | FIGURE |
| Efficiency | vs Output Current, vs Input Voltage | 5 - 12 |
| Output veltage | vs Output Current (Load regulation) | 13 |
| Output voltage | vs Input Voltage (Line regulation) | 14 |
| Switching Fragmonov | vs Input Voltage | 15 |
| Switching Frequency | vs Output Current | 16 |
| Quiescent Current | vs Input Voltage | 17 |
| Shutdown Current | vs Input Voltage | 18 |
| Power FET RDS(on) | vs Input Voltage (High-Side, Low-Side) | 19, 20 |
| Output Voltage Ripple | vs Output Current | 21 |
| Maximum Output Current | vs Input Voltage | 22 |
| | PWM-PSM-PWM Mode Transition | 23, 24 |
| | Load Transient Response | 25 - 28 |
| Waveforms | Startup | 29, 30 |
| | Typical Power Save Mode Operation | 31 |
| | Typical PWM Mode Operation | 32 |

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013



www.ti.com.cn





TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013




Figure 15. Switching Frequency

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013

XAS STRUMENTS




Figure 22. Maximum Output Current

Figure 21. Output Voltage Ripple



TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013




Figure 25. Load Transient Response in PWM mode (500mA to 1A)

Figure 26. Load Transient Response from Power Save Mode (100mA to 500mA)

TPS62160 TPS62161, TPS62162, TPS62163 ZHCS504B – NOVEMBER 2011 – REVISED AUGUST 2013



www.ti.com.cn




Figure 29. Startup with lout=100mA

Figure 30. Startup with lout=1A



TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013




Figure 31. Typical Operation in Power Save Mode (lout=66mA)





DETAILED DESCRIPTION

Device Operation

The TPS6216X synchronous switched mode power converters are based on DCS-Control[™] (**D**irect **C**ontrol with **S**eamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control[™] topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.25MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control[™] supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage.

Fixed output voltage versions provide smallest solution size and lowest current consumption, requiring only 3 external components. An internal current limit supports nominal output currents of up to 1A.

The TPS6216X family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

Pulse Width Modulation (PWM) Operation

The TPS6216X operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of about 2.25MHz. The frequency variation in PWM is controlled and depends on V_{IN} , V_{OUT} and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current.

Power Save Operation

The TPS6216X's built in Power Save Mode will be entered seamlessly, if the load current decreases. This secures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

The TPS6216X includes a fixed on-time circuitry. This on-time, in steady-state operation, can be estimated as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 420 ns$$

(1)

(2)

For very small output voltages, the on-time increases beyond the result of Equation 1, to stay above an absolute minimum on-time, $t_{ON(min)}$, which is around 80ns to limit switching losses. The peak inductor current in PSM can be approximated by:

 $I_{LFER(post)} = \frac{\left(V_{2L} - V_{CET}\right)}{L} \cdot t_{CE}$

When V_{IN} decreases to typically 15% above V_{OUT} , the TPS6216X will not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.



100% Duty-Cycle Operation

The duty cycle of the buck converter is given by D=Vout/Vin and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal setpoint. This allows the conversion of small input to output voltage differences, e.g. for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \left(R_{DS(on)} + R_L \right)$$

(3)

where

I_{OUT} is the output current,

 $R_{DS(on)}$ is the $R_{DS(on)}$ of the high-side FET and R_1 is the DC resistance of the inductor used.

Enable / Shutdown (EN)

When Enable (EN) is set High, the device starts operation.

Shutdown is forced if EN is pulled Low with a shutdown current of typically 1.5 μ A. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the output voltage smoothly. If the EN pin is Low, an internal pull-down resistor of about 400k Ω is connected and keeps it Low, to avoid bouncing. To avoid ON/OFF oscillations, a minimum slew rate of about 50mV/ μ s is recommended for the EN signal.

Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple power rails.

Softstart

The internal soft start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high-impedance power sources or batteries. When EN is set to start device operation, the device starts switching after a delay of about 50 μ s and V_{OUT} rises with a slope of about 25mV/ μ s. See Figure 29 and Figure 30 for typical startup operation.

The TPS6216X can start into a pre-biased output. During monotonic pre-biased startup, the low-side MOSFET is not allowed to turn on until the device's internal ramp sets an output voltage above the pre-bias voltage.

Current Limit And Short Circuit Protection

The TPS6216X devices are protected against heavy load and short circuit events. At heavy loads, the current limit determines the maximum output current. If the current limit is reached, the high-side FET will be turned off. Avoiding shoot through current, the low-side FET will be switched on to sink the inductor current. The high-side FET will turn on again, only if the current in the low-side FET has decreased below the low side current limit threshold.

The output current of the device is limited by the current limit (see ELECTRICAL CHARACTERISTICS). Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \cdot t_{PD}$$

(4)

where

I_{LIMF} is the static current limit, specified in the electrical characteristic table,

L is the inductor value,

V_L is the voltage across the inductor and

t_{PD} is the internal propagation delay.



(5)

The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF_HS} + \frac{(V_{IN} - V_{OUT})}{L} \cdot 30ns$$

Care on the current limit has to be taken if the input voltage is high and very small inductances are used.

Power Good (PG)


The TPS6216X has a built in power good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor (to any voltage below 7V). It can sink 2mA of current and maintain its specified logic low level. It is high impedance when the device is turned off due to EN, UVLO or thermal shutdown.

Under Voltage Lockout (UVLO)

If the input voltage drops, the under voltage lockout prevents misoperation of the device by switching off both the power FETs. The under voltage lockout threshold is set typically to 2.7V. The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 180mV.

Thermal Shutdown

The junction temperature (Tj) of the device is monitored by an internal temperature sensor. If Tj exceeds 160°C (typ), the device goes into thermal shut down. Both the high-side and low-side power FETs are turned off and PG goes high impedance. When Tj decreases below the hysteresis amount, the converter resumes normal operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shut down temperature.



NSTRUMENTS

APPLICATION INFORMATION

The following information is intended to be a guideline through the individual power supply design process.

Programming The Output Voltage

While the output voltage of the TPS62160 is adjustable, the TPS62161/2/3 are programmed to fixed output voltages. For fixed output versions, the FB pin is pulled down internally and may be left floating. It is recommended to connect it to AGND to improve thermal resistance. The adjustable version can be programmed for output voltages from 0.9V to 6V by using a resistive divider from VOUT to AGND. The voltage at the FB pin is regulated to 800mV. The value of the output voltage is set by the selection of the resistive divider from Equation 6. It is recommended to choose resistor values which allow a cross current of at least 2uA, meaning the value of R2 should not exceed $400k\Omega$. Lower resistor values are recommended for highest accuracy and most robust design. For applications requiring lowest current consumption, the use of fixed output voltage versions is recommended.

$$R_1 = R_2 \quad \left(\frac{V_{OUT}}{V_{REF}} - 1\right)$$

(6)

In case the FB pin gets opened, the device clamps the output voltage at the VOS pin to about 7.4V.

External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS6216X is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter (see Output Filter And Loop Stability section). Table 1 can be used to simplify the output filter component selection.

Table 1. Recommended LC Output Filter Combinations⁽¹⁾

| | 4.7µF | 10µF | 22µF | 47µF | 100µF | 200µF | 400µF |
|-------|-------|--------------|------------------|--------------|--------------|--------------|-------|
| 1µH | | | | | | | |
| 2.2µH | | \checkmark | √ ⁽²⁾ | \checkmark | \checkmark | \checkmark | |
| 3.3µH | | \checkmark | \checkmark | \checkmark | \checkmark | | |
| 4.7µH | | | | | | | |

The values in the table are nominal values. Variations of typically ±20% due to tolerance, saturation and DC bias are assumed.
 This LC combination is the standard value and recommended for most applications.

More detailed information on further LC combinations can be found in SLVA463.

Inductor Selection

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PSM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 7 and Equation 8 calculate the maximum inductor current under static load conditions.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2}$$

$$\Delta I_{L(\max)} = V_{OUT} \cdot \left(\frac{1 - \frac{V_{OUT}}{V_{IN(\max)}}}{L_{(\min)} \cdot f_{SW}}\right)$$
(8)

TEXAS INSTRUMENTS

www.ti.com.cn

(9)

where

 $I_L(max)$ is the maximum inductor current, ΔI_L is the Peak to Peak Inductor Ripple Current, L(min) is the minimum effective inductor value and f_{SW} is the actual PWM Switching Frequency.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS6216X and are recommended for use:

| Туре | Inductance [µH] | Current [A] ⁽¹⁾ | Dimensions [L x B x H] mm | MANUFACTURER |
|--------------------|-----------------|----------------------------|---------------------------|--------------|
| VLF3012ST-2R2M1R4 | 2.2µH, ±20% | 1.9A | 3.0 x 2.8 x 1.2 | TDK |
| VLF302512MT-2R2M | 2.2µH, ±20% | 1.9A | 3.0 x 2.5 x 1.2 | TDK |
| VLS252012T-2R2M1R3 | 2.2uH, ±20% | 1.3A | 2.5 x 2.0 x 1.2 | TDK |
| XFL3012-222MEC | 2.2µH, ±20% | 1.9A | 3.0 x 3.0 x 1.2 | Coilcraft |
| XFL3012-332MEC | 3.3µH, ±20% | 1.6A | 3.0 x 3.0 x 1.2 | Coilcraft |
| LPS3015-332ML_ | 3.3uH, ±20% | 1.4A | 3.0 x 3.0 x 1.4 | Coilcraft |
| NR3015T-2R2M | 2.2uH, ±20% | 1.5A | 3.0 x 3.0 x 1.5 | Taiyo Yuden |
| 744025003 | 3.3uH, ±20% | 1.5A | 2.8 x 2.8 x 2.8 | Wuerth |
| PSI25201B-2R2MS | 2.2uH, ±20% | 1.3A | 2.0 x 2.5 x 1.2 | Cyntec |

Table 2. List of Inductors

(1) I_{RMS} at 40°C rise or I_{SAT} at 30% drop.

The TPS6216X can be run with an inductor as low as 2.2μ H. However, for applications with low input voltages, 3.3μ H is recommended, to allow the full output current. The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L$$

Using Equation 8, this current level can be adjusted by changing the inductor value.

Capacitor Selection

Output Capacitor

The recommended value for the output capacitor is 22uF. The architecture of the TPS6216X allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it's recommended to use X7R or X5R dielectric. Using a higher value can have some advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see SLVA463).

Note: In power save mode, the output voltage ripple depends on the output capacitance, its ESR and the peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

Input Capacitor

For most applications, 10μ F will be sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.



NOTE

DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

Output Filter And Loop Stability

The devices of the TPS6216X family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 10:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \tag{10}$$

Proven nominal values for inductance and ceramic capacitance are given in Table 1 and are recommended for use. Different values may work, but care has to be taken on the loop stability which will be affected. More information including a detailed L-C stability matrix can be found in SLVA463.

The TPS6216X devices, both fixed and adjustable versions, include an internal 25pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per Equation 11 and Equation 12:

$$f_{zero} = \frac{1}{2\pi \cdot R_1 \cdot 25pF}$$

$$f_{pole} = \frac{1}{2\pi \cdot 25pF} \cdot \left(\frac{1}{R_1} + \frac{1}{R_2}\right)$$

$$(11)$$

Though the TPS6216X devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289 and SLVA466.

If using ceramic capacitors, the DC bias effect has to be considered. The DC bias effect results in a drop in effective capacitance as the voltage across the capacitor increases (see DC Bias effect NOTE in Capacitor Selection section).

Layout Considerations

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS6216X demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

Provide low inductive and resistive paths to ground for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Also sensitive nodes like FB and VOS should be connected with short wires, not nearby high dv/dt signals (e.g. SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). Signals not assigned to power transmission (e.g. feedback divider) should refer to the signal ground (AGND) and always be separated from the power ground (PGND).

Copyright © 2011–2013, Texas Instruments Incorporated

TPS62160 TPS62161, TPS62162, TPS62163

ZHCS504B-NOVEMBER 2011-REVISED AUGUST 2013



www.ti.com.cn

In summary, the input capacitor should be placed as close as possible to the VIN and PGND pin of the IC. This connections should be done with wide and short traces. The output capacitor should be placed such that its ground is as close as possible to the IC's PGND pins - avoiding additional voltage drop in traces. This connection should also be made short and wide. The inductor should be placed close to the SW pin and connect directly to the output capacitor - minimizing the loop area between the SW pin, inductor, output capacitor and PGND pin. The feedback resistors, R_1 and R_2 , should be placed close to the IC and connect directly to the AGND and FB pins. Those connections (including VOUT) to the resistors and even more to the VOS pin should stay away from noise sources, such as the inductor. The VOS pin should connect in the shortest way to VOUT at the output capacitor, while the VOUT connection to the feedback divider can connect at the load.

A single point grounding scheme should be implemented with all grounds (AGND, PGND and the thermal pad) connecting at the IC's exposed thermal pad. See Figure 33 for the recommended layout of the TPS6216X. More detailed information can be found in the EVM Users Guide, SLVU483.

The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation. Although the Exposed Thermal Pad can be connected to a floating circuit board trace, the device will have better thermal performance if it is connected to a larger ground plane. The Exposed Thermal Pad is electrically connected to AGND.




Figure 33. Layout Example

THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the Exposed Thermal Pad
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and (SPRA953).




The TPS6216X is designed for a maximum operating junction temperature (T_j) of 125°C. Therefore the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it's recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.


TEXAS INSTRUMENTS

www.ti.com.cn


Typical Applications





































Figure 40. 1V/1A Power Supply

Application Example As Inverting Power Supply

The TPS62160 can be used as inverting power supply by rearranging external circuitry as shown in Figure 41. As the former GND node now represents a voltage level below system ground, the voltage difference between V_{IN} and V_{OUT} has to be limited for operation to the maximum supply voltage of 17V (see Equation 13).

$$V_{IN} + V_{OUT} \le V_{IN \max}$$




Figure 41. -5V Inverting Power Supply

The transfer function of the inverting power supply configuration differs from the buck mode transfer function, incorporating a Right Half Plane Zero additionally. The loop stability has to be adapted and an output capacitance of at least 22μ F is recommended. A detailed design example is given in SLVA469.



REVISION HISTORY

Changes from Original (November 2011) to Revision A

| • | Changed 将数据表从混合状态改为生产数据 | 1 |
|---|---|-----|
| • | Added 添加 MSOP-8 封装到特性 | 1 |
| | Added 添加 8 引脚 MSOP 封装到说明 | |
| • | Deleted product preview from TPS62160 DGK package in ORDERING INFORMATION | . 2 |
| • | Added DGK package to THERMAL INFORMATION | 2 |
| • | Added DGK package pinout | 4 |
| • | Changed Table 1 | 17 |

Changes from Revision A (March 2012) to Revision B

| • | Added note to Terminal Functions | . 4 | ŧ |
|---|---|-----|---|
| • | Changed 50mV/s to 50mV/µs in Enable / Shutdown (EN) section | 15 | 5 |
| • | Added Application Example As Inverting Power Supply section | 24 | 1 |
| • | Changed Equation 13 | 24 | ŧ |
| • | Added diode to Figure 41 | 24 | 1 |

Page

Page



16-Sep-2013

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|-------------------------|---------|
| TPS62160DGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | 62160 | Samples |
| TPS62160DGKT | ACTIVE | VSSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | 62160 | Samples |
| TPS62160DSGR | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QTV | Samples |
| TPS62160DSGT | ACTIVE | WSON | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QTV | Samples |
| TPS62161DSGR | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUB | Samples |
| TPS62161DSGT | ACTIVE | WSON | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUB | Samples |
| TPS62162DSGR | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUC | Samples |
| TPS62162DSGT | ACTIVE | WSON | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUC | Samples |
| TPS62163DSGR | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUD | Samples |
| TPS62163DSGT | ACTIVE | WSON | DSG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | QUD | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

16-Sep-2013

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS62160DGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS62160DGKT | VSSOP | DGK | 8 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS62160DSGR | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62160DSGT | WSON | DSG | 8 | 250 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62161DSGR | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62161DSGT | WSON | DSG | 8 | 250 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62162DSGR | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62162DSGT | WSON | DSG | 8 | 250 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62163DSGR | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62163DSGT | WSON | DSG | 8 | 250 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

27-Jul-2015



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| TPS62160DGKR | VSSOP | DGK | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| TPS62160DGKT | VSSOP | DGK | 8 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62160DSGR | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62160DSGT | WSON | DSG | 8 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62161DSGR | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62161DSGT | WSON | DSG | 8 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62162DSGR | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62162DSGT | WSON | DSG | 8 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62163DSGR | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62163DSGT | WSON | DSG | 8 | 250 | 210.0 | 185.0 | 35.0 |

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险, 客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用 的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。 只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面 向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有 法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

| | 产品 | | 应用 |
|----------------|------------------------------------|--------------|--------------------------|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated