

Sample &

Buy



SN74AVC4T245

SCES576G –JUNE 2004–REVISED NOVEMBER 2014

SN74AVC4T245 Dual-Bit Bus Transceiver with Configurable Voltage Translation and 3-State Outputs

Technical


Documents

1 Features

- Control Inputs $V_{\text{IH}}/V_{\text{IL}}$ Levels Are Referenced to V_{CCA} Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- I/Os Are 4.6-V Tolerant
- I_{off} Supports Partial Power-Down-Mode Operation
- Maximum Data Rates
 - 380 Mbps (1.8-V to 3.3-V Translation)
 - 200 Mbps (< 1.8-V to 3.3-V Translation)
 - 200 Mbps (Translate to 2.5 V or 1.8 V)
 - 150 Mbps (Translate to 1.5 V)
 - 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-A)
 - 150-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom



Logic Diagram (Positive Logic)

3 Description

Tools &

Software

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The SN74AVC4T245 is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. It is operational with V_{CCA}/V_{CCB} as low as 1.2 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

Support &

Community

....

The SN74AVC4T245 device is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

The SN74AVC4T245 device is designed so that the control pins (1DIR, 2DIR, 1 \overline{OE} , and 2 \overline{OE}) are supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (16)	9.90 mm x 3.91 mm
	TVSOP (16)	3.60 mm x 4.40 mm
SN74AVC4T245	TSSOP (16)	5.00 mm x 4.40 mm
	VQFN (16)	4.00 mm x 3.50 mm
	UQFN (16)	2.60 mm x 1.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

2

Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Dese	cription 1
4	Revi	sion History2
5	Pin (Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Operating Characteristics7
	6.7	Switching Characteristics: $V_{CCA} = 1.2 V$ 7
	6.8	Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ 8
	6.9	Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ 8
	6.10	Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V 9$
	6.11	Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 9$
	6.12	Typical Characteristics 10
7	Para	meter Measurement Information 11

4 Revision History

Cł	Changes from Revision F (October 2014) to Revision G					
•	Changed Pin Functions table.	3				
•	Changed Typical Application schematic.	14				

Changes from Revision E (December 2011) to Revision F

•	Added Applications, Pin Configuration and Functions section, Handling Rating table, Thermal Information table,	
	Feature Description section, Typical Characteristics section, Device Functional Modes, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	
	Support section, and Mechanical, Packaging, and Orderable Information section	1

С	hanges from Revision D (September 2007) to Revision E	Page
•	Fixed t _{PZL} V _{CCB} = 3.3 V parameter typographical error from 36.6 to 3.6.	7

www.ti.com

Page

8	Deta	iled Description	12
	8.1	Overview	12
	8.2	Functional Block Diagram	12
	8.3	Feature Description	13
	8.4	Device Functional Modes	13
9	App	lication and Implementation	14
	9.1	Application Information	14
	9.2	Typical Application	14
10	Pow	ver Supply Recommendations	16
11	Lay	out	16
	11.1	Layout Guidelines	16
	11.2	Layout Example	16
12	Dev	ice and Documentation Support	17
	12.1	Trademarks	17
	12.2	Electrostatic Discharge Caution	17
	12.3	Glossary	17
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	17
	13.1	Package Materials Information	18


Copyright © 2004–2014, Texas Instruments Incorporated

ÈXAS



SN74AVC4T245 SCES576G – JUNE 2004 – REVISED NOVEMBER 2014

5 Pin Configuration and Functions



PIN	NC).					
NAME	D, DGV, PW, RGY	RSV	TYPE	DESCRIPTION			
1A1	4	6	I/O	Input/output 1A1. Referenced to V _{CCA} .			
1A2	5	7	I/O	Input/output 1A2. Referenced to V _{CCA} .			
1B1	13	15	I/O	Input/output 1B1. Referenced to V _{CCB} .			
1B2	12	14	I/O	Input/output 1B2. Referenced to V _{CCB} .			
1DIR	2	4	I	Direction-control input for '1' ports			
1 0E	15	1	I	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place '1' outputs in 3-state mode. Referenced to V_{CCA}.			
2A1	6	8	I/O	Input/output 2A1. Referenced to V _{CCA} .			
2A2	7	9	I/O	Input/output 2A2. Referenced to V _{CCA} .			
2B1	11	13	I/O	Input/output 2B1. Referenced to V _{CCB} .			
2B2	10	12	I/O	Input/output 2B2. Referenced to V _{CCB} .			
2DIR	3	5	I	Direction-control input for '2' ports			
2 0E	14	16	I	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place '2' outputs in 3-state mode. Referenced to V_{CCA}.			
GND	8, 9	10, 11	_	Ground			
V _{CCA}	1	3	_	A-port power supply voltage. 1.2 V \leq V _{CCA} \leq 3.6 V			
V _{CCB}	16	2	_	B-port power supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V			

Pin Functions

SN74AVC4T245

SCES576G -JUNE 2004-REVISED NOVEMBER 2014



www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CCA} V_{CCB}	Supply voltage range		-0.5	4.6	V	
		I/O ports (A port)	-0.5	4.6		
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	4.6	V	
		Control inputs	-0.5	4.6		
Vo	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V	
	power-off state ⁽²⁾	B port	-0.5	4.6	v	
V	Voltage range explicit to any extruct in the high or law state $\binom{2}{3}$	A port	-0.5	V _{CCA} + 0.5	V	
Vo		B port	-0.5	V _{CCB} + 0.5	v	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current			±50	mA	
	Continuous current through V_{CCA} , V_{CCB} , or GND			±100	mA	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature ran	Storage temperature range			
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		8	kV
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		1	ĸv
		Machine model (C101)		150	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

4



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

			V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA}	Supply voltage				1.2	3.6	V	
V _{CCB}	Supply voltage				1.2	3.6	V	
V _{IH}			1.2 V to 1.95 V		$V_{CCI} \times 0.65$			
	High-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		V	
	input voltage		2.7 V to 3.6 V		2			
			1.2 V to 1.95 V			$V_{CCI} \times 0.35$		
VIL	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V	
	input voltage		2.7 V to 3.6 V			0.8		
			1.2 V to 1.95 V		$V_{CCA} \times 0.65$			
V _{IH}	High-level input voltage		1.95 V to 2.7 V		1.6		V	
	input voltage		2.7 V to 3.6 V		2			
	Low-level input voltage		1.2 V to 1.95 V			$V_{CCA} \times 0.35$		
VIL		DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			0.7	V	
			2.7 V to 3.6 V			0.8		
VI	Input voltage				0	3.6	V	
V	Output voltage	Active state			0	V _{CCO}	V	
Vo	Oulput voltage	3-state			0	3.6	v	
				1.2 V		-3		
				1.4 V to 1.6 V		-6		
I _{OH}	High-level output c	urrent		1.65 V to 1.95 V		-8	mA	
				2.3 V to 2.7 V		-9		
				3 V to 3.6 V		-12		
				1.1 V to 1.2 V		3		
				1.4 V to 1.6 V		6		
I _{OL}	Low-level output co	urrent		1.65 V to 1.95 V		8	mA	
				2.3 V to 2.7 V		9		
				3 V to 3.6 V		12		
Δt/Δv	Input transition rise	e or fall rate				5	ns/V	
T _A	Operating free-air	temperature			-40	85	°C	

V_{CCI} is the V_{CC} associated with the input port.
 V_{CCO} is the V_{CC} associated with the output port.
 All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V

6.4 Thermal Information

			;	SN74AVC4T24	45		
	THERMAL METRIC ⁽¹⁾	PW	RGY	RSV	UNIT		
				16 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	85.5	126.0	112.0	37.5	146.9	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46.9	50.8	46.8	54.5	53.6	
R _{θJB}	Junction-to-board thermal resistance	43.0	57.7	57.1	15.6	75.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.4	5.7	5.7	0.5	13.5	-C/W
Ψ _{JB}	Junction-to-board characterization parameter	42.7	57.2	56.5	15.8	75.6	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	—	3.5	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

SN74AVC4T245

SCES576G -JUNE 2004-REVISED NOVEMBER 2014

www.ti.com

STRUMENTS

EXAS

6.5 Electrical Characteristics⁽¹⁾⁽²⁾

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			T _A = 25°C			–40°C to 8	5°C	UNIT	
		TEST CONDI	TIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		I _{OH} = −100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2		
		I _{OH} = -3 mA		1.2 V	1.2 V		0.95				
V _{OH}		I _{OH} = -6 mA	., .,	1.4 V	1.4 V				1.05		
	I _{OH} = -8 mA	$V_{I} = V_{IH}$	1.65 V	1.65 V				1.2		V	
		I _{OH} = -9 mA		2.3 V	2.3 V				1.75		
		I _{OH} = -12 mA		3 V	3 V				2.3		
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2	
		I _{OL} = 3 mA		1.2 V	1.2 V		0.25				
M		I _{OL} = 6 mA		1.4 V	1.4 V					0.35	
V _{OL}		I _{OL} = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	V
		I _{OL} = 9 mA		2.3 V	2.3 V					0.55	
		I _{OL} = 12 mA		3 V	3 V					0.7	
I	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μA
				0 V	0 V to 3.6 V		±0.1	±1		±5	
l _{off}	А ог В роп	V_{I} or V_{O} = 0 to 3.6 V		0 V to 3.6 V	0 V		±0.1	±1		±5	μA
I _{OZ}	A or B port	$V_{O} = V_{CCO}$ or GND $V_{I} = V_{CCI}$ or GND,) <u>,</u> OE = V _{IH}	3.6 V	3.6 V		±0.5	±2.5		±5	μA
				1.2 V to 3.6 V	1.2 V to 3.6 V					8	
I _{CCA}		$V_I = V_{CCI}$ or GND,	I _O = 0	0 V	0 V to 3.6 V					-2	μA
				0 V to 3.6 V	0 V					8	
				1.2 V to 3.6 V	1.2 V to 3.6 V					8	
I _{CCB}		$V_I = V_{CCI} \text{ or } GND,$	l _O = 0	0 V	0 V to 3.6 V					8	μA
				0 V to 3.6 V	0 V					-2	
I _{CCA} +	- I _{CCB}	$V_I = V_{CCI}$ or GND,	I _O = 0	1.2 V to 3.6 V	1.2 V to 3.6 V					16	μA
Ci	Control inputs	$V_{I} = 3.3 \text{ V or GND}$		3.3 V	3.3 V		3.5			4.5	pF
Cio	A or B port	$V_0 = 3.3 \text{ V or GND}$)	3.3 V	3.3 V		6			7	pF

 $\begin{array}{ll} \mbox{(1)} & V_{CCO} \mbox{ is the } V_{CC} \mbox{ associated with the output port.} \\ \mbox{(2)} & V_{CCI} \mbox{ is the } V_{CC} \mbox{ associated with the input port.} \end{array}$



6.6 Operating Characteristics

$T_A = 25^\circ$	С								
F	PARAME	TER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.2 V	V _{CCA} = V _{CCB} = 1.5 V	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	UNIT
			CONDITIONS	ТҮР	ТҮР	ТҮР	ТҮР	ТҮР	
	A to B	Outputs enabled		1	1	1	1.5	2	
C _{pdA} ⁽¹⁾		Outputs disabled	C _L = 0, f = 10 MHz,	1	1	1	1	1	٦Ē
UpdA `	B to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	12	12.5	13	14	15	pF
	D IU A	Outputs disabled		1	1	1	1	1	
	A to B	Outputs enabled		12	12.5	13	14	15	
C _{pdB} ⁽¹⁾		Outputs disabled	$C_{L} = 0,$	1	1	1	1	1	рF
⊂pdB `´	B to A				1	1	1	2	Ϋ́Ρ
	DIOA	Outputs disabled		1	1	1	1	1	

(1) Power dissipation capacitance per transceiver

6.7 Switching Characteristics: $V_{CCA} = 1.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V ± 0.1 V	V _{CCB} = 1.8 V ± 0.15 V	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	UNIT
	(INPOT)	(001-01)	ТҮР	ТҮР	ТҮР	ТҮР	ТҮР	
t _{PLH}	А	В	3.4	2.9	2.7	2.6	2.8	20
t _{PHL}	A	Б	3.4	2.9	2.7	2.6	2.8	ns
t _{PLH}	В	٨	3.6	3.1	2.8	2.6	2.6	
t _{PHL}	Б	A	3.6	3.1	2.8	2.6	2.6	ns
t _{PZH}	OE	٨	5.6	4.7	4.3	3.9	3.7	20
t _{PZL}	ÛE	A	5.6	4.7	4.3	3.9	3.7	ns
t _{PZH}	OE	В	5	4.3	3.9	3.6	3.6	20
t _{PZL}	ÛE	D	5	4.3	3.9	3.6	3.6	ns
t _{PHZ}	OE	٨	6.2	5.2	5.2	4.3	4.8	
t _{PLZ}	UE	A	6.2 5.2 5.		5.2	4.3	4.8	ns
t _{PHZ}	OE	В	5.9	5.1	5	4.7	5.5	20
t _{PLZ}	ÛE	В	5.9	5.1	5	4.7	5.5	ns

SN74AVC4T245

SCES576G -JUNE 2004-REVISED NOVEMBER 2014

www.ti.com

6.8 Switching Characteristics: $V_{CCA} = 1.5 V \pm 0.1 V$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT							
	(INPUT)	(001901)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX								
t _{PLH}	А	В	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	20							
t _{PHL}	A	Б	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns							
t _{PLH}	В	А	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6								
t _{PHL}	Б	A	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns							
t _{PZH}	OE	А	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	20							
t _{PZL}	0E	A	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns							
t _{PZH}	OE	В	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	20							
t _{PZL}	UE	Б	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns							
t _{PHZ}	OE	•	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	20							
t _{PLZ}	0E	A	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns							
t _{PHZ}	OE	в —	в —	в —	в —	5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	20				
t _{PLZ}	0E					В	B	В	В	В	В	В	В	5.2	1.9	10.3	1.9	9.1	1.4

6.9 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT								
		(001201)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX									
t _{PLH}	٨	в	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	20								
t _{PHL}	A	Б	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	ns								
t _{PLH}	В	٨	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	2								
t _{PHL}	Б	A	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns								
t _{PZH}	OE	А	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	2								
t _{PZL}	UE	A	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	ns								
t _{PZH}	OE	в	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	2								
t _{PZL}	UE	Б	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	ns								
t _{PHZ}	OE	٨	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	2								
t _{PLZ}	UE	Α —	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	ns								
t _{PHZ}	OE	В	В	В	В	В	В	B	5	1.7	9.9	1.6	8.7	1.2	6.9	1	6.9	20		
t _{PLZ}	UE								В	В	В	В	B	В	В	В	В	5	1.7	9.9



6.10 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		UNIT							
	(INPUT)	(001901)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX								
t _{PLH}	А	В	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns							
t _{PHL}	A	Б	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	115							
t _{PLH}	В	А	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	~~~							
t _{PHL}	Б	A	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns							
t _{PZH}	OE	А	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	20							
t _{PZL}	0E	A	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns							
t _{PZH}	OE	В	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	~~~							
t _{PZL}	UE	Б	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns							
t _{PHZ}	OE	٨	4.7	1	8.4	1	8.4	1	6.2	1	6.6	~~~							
t _{PLZ}	UE	A	A	A	A	A	4.7	1	8.4	1	8.4	1	6.2	1	6.6	ns			
t _{PHZ}	OE	B	В —	В	4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	20					
t _{PLZ}	UE				В	В	В	В	B	В	В	В	4.5	1.5	9.4	1.3	8.2	1.1	6.2

6.11 Switching Characteristics: $V_{CCA} = 3.3 V \pm 0.3 V$


over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = ± 0.1		V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		UNIT							
	(INPUT)	(001201)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX								
t _{PLH}	А	В	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	2							
t _{PHL}	A	Б	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns							
t _{PLH}	В	•	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	2							
t _{PHL}	Б	A	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns							
t _{PZH}	OE	^	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	2							
t _{PZL}	ÛE	A	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns							
t _{PZH}	OE	В	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8								
t _{PZL}	ÛE	В	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns							
t _{PHZ}	OE	•	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6								
t _{PLZ}	UE	A	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns							
t _{PHZ}	OE	В	в	В	В	В	в —	В —	В	5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	
t _{PLZ}	UE									5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	ns

Texas Instruments


www.ti.com

6.12 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \ge 1$ V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 3. Load and Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74AVC4T245 is a 4-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (1DIR, 2DIR, 1OE, and 2OE) are supported by V_{CCA} , and Bx pins are supported by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from Ax to Bx and a low on DIR allows data transmission from Bx to Ax when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic) for 1/2 of SN74AVC4T245



8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.2 V and 3.6 V; thus, making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

8.3.2 Supports High Speed Translation

The SN74AVC4T245 device can support high data rate applications. The translated signal data rate can be up to 380 Mbps when the signal is translated from 1.8 V to 3.3 V.

8.3.3 Ioff Supports Partial-Power-Down Mode Operation

I_{off} will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

8.4 Device Functional Modes

CONTRO	L INPUTS	OUTPUT O	CIRCUITS			
OE	DIR	A PORT	OPERATION			
L	L	Enabled	Hi-Z	B data to A bus		
L	Н	Hi-Z	Enabled	A data to B bus		
Н	Х	Hi-Z	Hi-Z	Isolation		

Table 1. Function Table(Each 2-Bit Section)⁽¹⁾

(1) Input circuits of the data I/Os are always active.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AVC4T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AVC4T245 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 380 Mbps when device translates a signal from 1.8 V to 3.3 V.

9.2 Typical Application




Figure 5. Typical Application Diagram



Typical Application (continued)

9.2.1 Design Requirements

For the design example shown in *Typical Application*, use the parameters listed in Table 2.


	ight and inclus
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V

Table 2. Design Parameters

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74AVC4T245 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74AVC4T245 device is driving to determine the output voltage range.



9.2.3 Application Curves

Figure 6. Translation Up (1.2 V to 3.3 V) at 2.5 MHz



10 Power Supply Recommendations

The SN74AVC4T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable (\overline{OE}) input circuit is designed so that it is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

11 Layout


11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- · Short trace lengths should be used to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals, depending on the system requirements.

11.2 Layout Example







12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


SN74AVC4T245

SCES576G -JUNE 2004-REVISED NOVEMBER 2014


13.1 Package Materials Information

13.1.1 Tape and Reel Information






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AVC4T245DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AVC4T245PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T245RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T245RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T245RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74AVC4T245DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74AVC4T245PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74AVC4T245RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0
SN74AVC4T245RGYR	VQFN	RGY	16	3000	355.0	350.0	50.0
SN74AVC4T245RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0



15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVC4T245DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
74AVC4T245DGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
74AVC4T245RGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT245	Samples
74AVC4T245RSVRG4	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	Samples
HPA00719RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	Samples
SN74AVC4T245D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC4T245	Samples
SN74AVC4T245PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples



15-Apr-2017

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC4T245PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245PWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT245	Samples
SN74AVC4T245RGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT245	Samples
SN74AVC4T245RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWU	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



15-Apr-2017

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AVC4T245 :

Automotive: SN74AVC4T245-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AVC4T245DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AVC4T245PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T245PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T245RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T245RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T245RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1
SN74AVC4T245RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AVC4T245DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0	
SN74AVC4T245DR	SOIC	D	16	2500	333.2	345.9	28.6	
SN74AVC4T245PWR	TSSOP	PW	16	2000	367.0	367.0	35.0	
SN74AVC4T245PWT	TSSOP	PW	16	250	367.0	367.0	35.0	
SN74AVC4T245RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0	
SN74AVC4T245RGYR	VQFN	RGY	16	3000	355.0	350.0	50.0	
SN74AVC4T245RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0	
SN74AVC4T245RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0	

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Ε. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Æ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12


D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA




- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

ightarrow This package complies to JEDEC MO-288 variation UFHE, except minimum package thickness.



RSV (R-PUQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated