

August 1993 Revised February 2005

74VHC125 **Quad Buffer with 3-STATE Outputs**

General Description

The VHC125 contains four independent non-inverting buffers with 3-STATE outputs. It is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: t_{PD} = 3.8 ns (typ) at V_{CC} = 5V
- \blacksquare Lower power dissipation: I_{CC} = 4 μA (max) at T_A = 25°C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC125

Ordering Code:


Order Number	Package Number	Package Description
74VHC125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC125MX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC125SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC125MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC125N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pb-Free package per JEDED J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.


Logic Symbol



Pin Descriptions

Pin Names	Description					
\overline{A}_n , B_n	Inputs					
O _n	Outputs					

Connection Diagram



Function Table

Inp	uts	Output				
\overline{A}_n	B _n	O _n				
L	L	L				
L	Н	Н				
Н	X	Z				

H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial

Absolute Maximum Ratings(Note 2)

 $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V}_{CC}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Input Voltage (V}_{IN}) & -0.5 \text{V to } +7.0 \text{V} \\ \end{array}$

 $\begin{array}{lll} \text{DC Output Voltage } (V_{OUT}) & -0.5 \text{V to } V_{CC} + 0.5 \text{V} \\ \text{Input Diode Current } (I_{IK}) & -20 \text{ mA} \\ \text{Output Diode Current } (I_{OK}) & \pm 20 \text{ mA} \\ \text{DC Output Current } (I_{OUT}) & \pm 25 \text{ mA} \\ \end{array}$

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$) ± 50 mA Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 3.3 V \pm 0.3 V \qquad 0 \sim 100 \text{ ns/V} \ V_{CC} = 5.0 V \pm 0.5 V \qquad 0 \sim 20 \text{ ns/V}$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Symbol	raiametei	(V)	Min	Тур	Max	Min	Max	Units	Conditions		
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V			
	Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		V			
V _{IL}	LOW Level Input	2.0			0.50		0.50	V			
	Voltage	3.0 – 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3 V_{\rm CC}$	V			
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	I _{OH} = -50 μA	
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}		
		4.5	4.4	4.5		4.4					
		3.0	2.58			2.48		V	Ť l	$I_{OH} = -4 \text{ mA}$	
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$	
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I _{OL} = 50 μA	
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}		
		4.5		0.0	0.1		0.1				
		3.0			0.36		0.44	V	Ì	I _{OL} = 4 mA	
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$	
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or	r V _{IL}	
	Off-State Current								$V_{OUT} = V_{CC}$	or GND	
I _{IN}	Input Leakage	0 – 5.5			±0.1		±1.0	μА	$V_{IN} = 5.5V$	or GND	
	Current										
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μА	$V_{IN} = V_{CC}$	or GND	
	Current										

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C		Units	Conditions		
- Cymbol	T didilicter	(V)	Тур	Limits	011113	- Communicing		
V _{OLP}	Quiet Output Maximum	5.0	0.5	0.8	V	C _L = 50 pF		
(Note 4)	Dynamic V _{OL}							
V _{OLV}	Quiet Output Minimum	5.0	-0.5	-0.8	V	C _L = 50 pF		
(Note 4)	Dynamic V _{OL}							
V_{IHD}	Minimum HIGH Level	5.0		3.5	V	C _L = 50 pF		
(Note 4)	Dynamic Input Voltage							
V _{ILD}	Maximum HIGH Level	5.0		1.5	V	C _L = 50 pF		
(Note 4)	Dynamic Input Voltage							


Note 4: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			T _A = -40°	C to +85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Office	Conditions	
t _{PLH}	Propagation Delay	3.3 ± 0.3		5.6	8.0	1.0	9.5			$C_L = 15 pF$
t _{PHL}	Time			8.1	11.5	1.0	13.0	ns		C _L = 50 pF
		5.0 ± 0.5		3.8	5.5	1.0	6.5	ns		C _L = 15 pF
				5.3	7.5	1.0	8.5	ns		C _L = 50 pF
t _{PZL}	3-STATE Output	3.3 ± 0.3		5.4	8.0	1.0	9.5	ns	$R_L = 1 k\Omega$	C _L = 15 pF
t_{PZH}	Enable Time			7.9	11.5	1.0	13.0	ns		C _L = 50 pF
		5.0 ± 0.5		3.6	5.1	1.0	6.0			C _L = 15 pF
				5.1	7.1	1.0	8.0	ns		C _L = 50 pF
t _{PLZ}	3-STATE Output	3.3 ± 0.3		9.5	13.2	1.0	15.0	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t_{PHZ}	Disable Time	5.0 ± 0.5		6.1	8.8	1.0	10.0	115		$C_L = 50 \ pF$
toslh	Output to Output Skew	3.3 ± 0.3			1.5		1.5	ns	(Note 5)	$C_L = 50 pF$
toshl		5.0 ± 0.5			1.0		1.0	ns		C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			6				pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation			14				pF	(Note 6)	
	Capacitance									

 $\textbf{Note 5:} \ \text{Parameter guaranteed by design.} \ t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; \ t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.$


Note 6: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (OPR.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /4 (per bit).





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI Y14-5M, BY

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.620 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 ^{+0.040} -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com