



SLOS581E-MAY 2008-REVISED SEPTEMBER 2011

ISOLATED 5-V FULL AND HALF-DUPLEX RS-485 TRANSCEIVERS

Check for Samples: ISO3080, ISO3086, ISO3082, ISO3088

FEATURES

4000-V_{PEAK} Isolation, 560-V_{peak} V_{IORM}

RUMENTS

- UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2),
 IEC 61010-1, IEC 60950-1 and CSA
 Approved
- Bus-Pin ESD Protection
 - 12 kV HBM Between Bus Pins and GND2
 - 6 kV HBM Between Bus Pins and GND1
- 1/8 Unit Load Up to 256 Nodes on a Bus
- Meets or Exceeds TIA/EIA RS-485 Requirements
- Signaling Rates up to 20 Mbps
- · Thermal Shutdown Protection
- Low Bus Capacitance 16 pF (Typ)
- 50 kV/µs Typical Transient Immunity
- Fail-safe Receiver for Bus Open, Short, Idle
- 3.3-V Inputs are 5-V Tolerant

APPLICATIONS

- Security Systems
- Chemical Production
- Factory Automation
- Motor/Motion Control
- HVAC and Building Automation Networks
- Networked Security Stations

ISO3080	Full-Duplex	200 kbps
ISO3086	Full-Duplex	20 Mbps
ISO3082	Half-Duplex	200 kbps
ISO3088	Half-Duplex	20 Mbps

DESCRIPTION


The ISO3080, and ISO3086 are isolated full-duplex differential line drivers and receivers while the ISO3082, and ISO3088 are isolated half-duplex differential line transceivers for TIA/EIA 485/422 applications.

These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 2500 Vrms of isolation for 60s between the bus-line transceiver and the logic-level interface.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. These isolated devices can significantly increase protection and reduce the risk of damage to expensive control circuits.

The ISO3080, SO3082, ISO3086 and ISO3088 are qualified for use from -40°C to 85°C.

ISO3080, ISO3086



ISO3082, ISO3088



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

					VALUE	UNIT
V_{CC}	Input supply vo	ltage, (2) V _{CC1} , V _{CC2}			-0.3 to 6	V
Vo	Voltage at any	bus I/O terminal			–9 to 14	V
V _{IT}	Voltage input, t	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω , see Figure 11)				
VI	Voltage input at any D, DE or RE terminal				-0.5 to 7	V
Io	Receiver output current		±10	mA		
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01	Bus pins and GND1	±6	
				Bus pins and GND2	±12	kV
ESD	Electrostatic			All pins	±4	
LSD	N	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
		Machine Model	ANSI/ESDS5.2-1996	·	±200	V
T_{J}	Maximum junct	Maximum junction temperature				°C
T _{STG}	Operating junct	Operating junction temperature				°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT	
V _{CC1}	Logic-side supply voltage (1)		3.15		5.5	V	
V _{CC2}	Bus-side supply voltage ⁽¹⁾		4.5	5	5.5	V	
V_{OC}	Voltage at either bus I/O terminal	A, B	-7		12	V	
V_{IH}	High-level input voltage	D, DE, RE	2		VCC	V	
V_{IL}	Low-level input voltage	D, DE, RE	0		0.8		
	Differential input voltage	A with respect to B	-12	-12		V	
V _{ID}		Dynamic (ISO3086)	see	see Figure 14			
R _L	Differential input resistance		54	60		Ω	
	Outrout surrout	Driver	-60		60	A	
IO	Output current	Receiver	-8		8	mA	
TJ	Operating junction temperature	Operating junction temperature			85	°C	

⁽¹⁾ For 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For 3.3-V operation, V_{CC1} is specified from 3.15 V to 3.6V.

SUPPLY CURRENT

over recommended operating condition (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
		RE at 0 V or V _{CC} , DE at 0 V or V _{CC1}	3.3-V V _{CC1}			8	A
ICC1	Logic-side supply current	RE at 0 V or V _{CC} , DE at 0 V or V _{CC1}	5-V V _{CC1}			10	mA
I _{CC2} Bus-side supply current		RE at 0 V or V _{CC} , DE at 0 V, No load				15	mA

⁽²⁾ All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
		$I_O = 0 \text{ mA},$	$I_O = 0$ mA, no load			4.3	V_{CC}	
11/	Differential output voltage	$R_L = 54 \Omega$, See Figure 1			1.5	2.3		.,
V _{OD}	magnitude	$R_L = 100 \Omega$	(RS-422), See Figure	1	2	2.3		V
		V _{test} from -	7 V to +12 V, See Figu	ure 2	1.5			
$\Delta V_{OD} $	Change in magnitude of the differential output voltage	See Figure	1 and Figure 2		-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage	0				2.6	3	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See Figure 3			-0.1		0.1	V
V _{OC(pp)}	Peak-to-peak common-mode output voltage	See Figure 3			0.5		V	
I _I	Input current	D, DE, V _I a	t 0 V or V _{CC1}		-10		10	μΑ
		ISO3082 ISO3088	See receiver input cu	ırrent				
I _{OZ}	High-impedance state output current	ISO3080	V_{Y} or $V_{Z} = 12 V$, $V_{CC} = 0 V$ or 5 V, DE = 0 V				1	
		ISO3086	V_{Y} or $V_{Z} = -7$ V. $V_{CC} = 0$ V or 5 V, DE = 0 V	Other input at 0 V	-1			μΑ
	Chart singuit system to a compart	V_A or V_B at -7 V Other input at 0 V V_A or V_B at 12 V		200		200	A	
I _{OS}	Short-circuit output current			V _A or V _B at 12 V		Other input at 0 V	- 200	
CMTI	Common-mode transient immunity	See Figure 12 and Figure 13		25	50		kV/µs	

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} ,	Propagation delay	ISO3080/82				0.7	1.3	μs	
t _{PHL}	Propagation delay	ISO3086/88				25	45	ns	
PWD ⁽¹⁾	Dulgo okow (lt t. l)	ISO3080/82		Coo Figure 4		20	200		
PWD	Pulse skew (t _{PHL} - t _{PLH})	ISO3086/88		See Figure 4		3	7.5	ns	
	Differential output signal rise and fall time	ISO3080/82			0.5	0.9	1.5	μs	
t _r , t _f	Differential output signal rise and fall time	ISO3086/88				7	15	ns	
	Propagation delay,	ISO3080/82	50% Vo			2.5	7		
t _{PZH} ,	high-impedance-to-high-level output Propagation delay,	1503060/62	90% Vo			1.8		μs	
t _{PZL}	high-impedance-to-low-level output	ISO3086/88		See Figure 5 and		25	55		
	Propagation delay,	h-impedance output lay, low-level to ISO3086/88		Figure 6, DE at 0 V		95	225	no	
t _{PHZ} , t _{PLZ}	high-level-to-high-impedance output Propagation delay, low-level to high-impedance output					25	55	ns	

⁽¹⁾ Also known as pulse skew



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IT(+)}$	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$			-85	-10	mV
V _{IT(-)}	Negative-going input threshold voltage	I _O = 8 mA		-200	-115		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})				30		mV
V	High lovel output voltage	$V_{ID} = 200 \text{ mV}, I_{O} = -8 \text{ mA},$	3.3-V V _{CC1}	V _{CC1} -0.4	3.1		V
V _{OH}	High-level output voltage	See Figure 7	5-V V _{CC1}	4	4.8		V
V _{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA},$	3.3-V V _{CC1}		0.15	0.4	V
		See Figure 7	5-V V _{CC1}		0.15	0.4	V
$I_{O(Z)}$	High-impedance state output current	$V_I = -7$ to 12 V, Other input = 0 V		-1		1	μΑ
		V _A or V _B = 12 V	Other input		0.04	0.1	
	Due input summer	V_A or $V_B = 12 V$, $V_{CC} = 0$			0.06	0.13	mA
l _l	Bus input current	V_A or $V_B = -7 \text{ V}$	at 0 V	-0.1	-0.04		
		V_A or $V_B = -7$ V, $V_{CC} = 0$		-0.05	-0.03		
I _{IH}	High-level input current, RE	V _{IH} = 2 V		-10		10	μΑ
I _{IL}	Low-level input current, RE	V _{IL} = 0.8 V		-10		10	μΑ
R _{ID}	Differential input resistance	A, B		48			kΩ
C _D	Differential input capacitance	Test input signal is a 1.5 MHz sine wa amplitude. CD is measured across A			7		pF

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	1 5 \	•				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay			90	125	
PWD ⁽¹⁾	Pulse width distortion t _{PHL} - t _{PLH}	See Figure 8		4	12	ns
t _r , t _f	Output signal rise and fall time			1		ns
t _{PHZ} , t _{PZH}	Propagation delay, high-level-to-high-impedance output Propagation delay, high-impedance-to-high-level output	See Figure 9, DE at 0 V			22	ns
t _{PZL} , t _{PLZ}	Propagation delay, high-impedance-to-low-level output Propagation delay, low-level-to-high-impedance output	See Figure 10, DE at 0 V			22	ns

⁽¹⁾ Also known as pulse skew.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} Test and Current Definitions

Figure 2. Driver V_{OD} With Common-Mode Loading Test Circuit

Note: Unless otherwise stated, test circuits are shown for half-duplex devices, ISO3082 & ISO3088. For full-duplex devices, driver output pins are Y and Z.






Figure 3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage




Figure 4. Driver Switching Test Circuit and Voltage Waveforms




Figure 5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 7. Receiver Voltage and Current Definitions




Figure 8. Receiver Switching Test Circuit and Waveforms




Figure 9. Receiver Enable Test Circuit and Waveforms, Data Output High







Figure 10. Receiver Enable Test Circuit and Waveforms, Data Output Low



Note: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Transient Over-Voltage Test Circuit




Figure 12. Half-Duplex Common-Mode Transient Immunity Test Circuit






Figure 13. Full-Duplex Common-Mode Transient Immunity Test Circuit




Figure 14. ISO3086 Recommended Minimum Differential Input Voltage vs Signaling Rate



Table 1. Driver Function Table⁽¹⁾

V _{CC1}	V _{CC2}	INPUT (D)	ENABLE INPUT (DE)	OUTP	UTS ⁽¹⁾
				Y/A	Z/B
PU	PU	Н	Н	Н	L
PU	PU	L	Н	L	Н
PU	PU	X	L	hi-Z	hi-Z
PU	PU	X	OPEN	hi-Z	hi-Z
PU	PU	OPEN	Н	Н	L
PD	PU	X	X	hi-Z	hi-Z
PU	PD	Х	Х	hi-Z	hi-Z
PD	PD	Х	Х	hi-Z	hi-Z

(1) Driver output pins are Y & Z for full-duplex devices and A & B for half-duplex devices.

Table 2. Receiver Function Table (1)

V _{CC1}	V _{CC2}	DIFFERENTIAL INPUT V _{ID} = (V _A - V _B)	ENABLE (RE)	OUTPUT (R)
PU	PU	-0.01 V ≤ V _{ID}	L	Н
PU	PU	-0.2 V < V _{ID} < -0.01 V	L	?
PU	PU	V _{ID} ≤ -0.2 V	L	L
PU	PU	X	Н	hi-Z
PU	PU	X	OPEN	hi-Z
PU	PU	Open circuit	L	Н
PU	PU	Short Circuit	L	Н
PU	PU	Idle (terminated) bus	L	Н
PD	PU X		Х	hi-Z
PU	PD	X	L	Н

⁽¹⁾ PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, hi-Z = High Impedance (off), ? = Indeterminate

PACKAGE CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER ⁽¹⁾	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥175			٧
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, $V_{\rm IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance Input to output	VI = 0.4 sin (4E6πt)		2		pF
C _I	Input capacitance to ground	VI = 0.4 sin (4E6πt)		2		pF

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.



IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
	Rated mains voltage ≤ 150 V _{RMS}	I-IV
Installation classification	Rated mains voltage ≤ 300 V _{RMS}	I-III
	Rated mains voltage ≤ 400 V _{RMS}	I-II

IEC 60747-5-2 INSULATION CHARACTERISTICS (1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	SPECIFICATION	UNIT	
V_{IORM}	Maximum working insulation voltage		560	V
V_{PR}	Input to output test voltage	Method b1, V _{PR} = V _{IORM} × 1.875, 100% Production test with t = 1 s, Partial discharge < 5 pC	1050	V
V _{IOTM}	Transient overvoltage	t = 60 s	4000	V
R _S	Insulation resistance	V_{IO} = 500 V at T_{S}	>10 ⁹	Ω
	Pollution degree		2	

⁽¹⁾ Climatic Classification 40/125/21

REGULATORY INFORMATION

VDE	CSA	UL		
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾		
File Number: 40016131	File Number: 220991	File Number: E181974		

⁽¹⁾ Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER			MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	DW-16	$\theta_{JA} = 168^{\circ}\text{C/W}, \ V_{I} = 5.5 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			157	mA
T _S	Maximum case temperature	DW-16				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	lunction to Air	Low-K Thermal Resistance ⁽¹⁾		168		°C/W
	Junction-to-Air	High-K Thermal Resistance		96.1		
θ_{JB}	Junction-to-Board Thermal Resistance			61		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance			48		°C/W
P_D	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.25 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 20 MHz 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.





Figure 15. DW-16 θ_{JC} Thermal Derating Curve per IEC 60747-5-2



EQUIVALENT CIRCUIT SCHEMATICS





REVISION HISTORY

Cł	nanges from Original (May 2008) to Revision A	Page
•	Changed the Package Characteristics table - L(101) Minimum air gap (Clearance) From 7.7mm To 8.34mm	9
•	Deleted the CSA column from the Regulatory Information Table.	10
<u>. </u>	Changed the file number in the VDE column of the Regulatory Information table From: 40014131 To: 40016131	10
Cł	nanges from Revision A (June 2008) to Revision B	Page
•	Changed Features bullet From: 4000-V _{PEAK} Isolation, To: 4000-V _{PEAK} Isolation,, 560-V _{PEAK} V _{IORM}	1
•	Added Features sub bullet: UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2), IEC 61010-1, IEC 60950-1 and CSA Approved	
<u>. </u>	Added the CSA column to the Regulatory Information table	10
Cł	nanges from Revision B (December 2008) to Revision C	Page
•	Changed Recommended Operatings Condition table note From: For 3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6V. To: For 3-V operation, V_{CC1} is specified from 3.15 V to 3.6V.	2
Cł	nanges from Revision C (October 2009) to Revision D	Page
•	Added T _{STG} row to the abs max table	2
•	Added "Dynamic" conditions to Recommended Operating Conditions V _{ID} spec with reference to Figure 14	2
•	Changed for 3 V to 3.3 V in note 1 of the recommended operating table	2
•	Deleted V _I = V _{CC!} or 0 V from CMTI spec. Conditions statement. Added "Figure 13"	3
•	Changed top row, UNIT column, split into 2 rows, top row µs and second row ns	3
•	Added note to bottom of first page of the Parameter Measurement information	4
•	Added Figure 14	8
•	Added Footnotes to Driver Function Table and Receiver Function Table	9
•	Changed File Number from '1698195' to '220991 in Regulatory Information table	10
•	Changed θ _{JA} from 212°C/W to 168°C/W in conditions statement for I _S spec.; and MAX current from 210 mA to 157	
	mA	10
<u>.</u>	Changed graph for "DW-16 θ _{JC} Thermal Derating Curve per IEC 60747-5-2", Figure 15	11
Cł	nanges from Revision D (January 2011) to Revision E	Page
	Changed the second list item in FEATURES from 16 kV to 12 kV	1
	Changed ESD HRM spec in the ARS MAX TARLE value from ±/-16 to ±/-12	2





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO3080DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3080	Samples
ISO3080DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3080	Samples
ISO3080DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3080	Samples
ISO3080DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3080	Samples
ISO3082DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3082	Samples
ISO3082DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3082	Samples
ISO3082DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3082	Samples
ISO3082DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3082	Samples
ISO3086DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086	Samples
ISO3086DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086	Samples
ISO3086DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086	Samples
ISO3088DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3088	Samples
ISO3088DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3088	Samples
ISO3088DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3088	Samples
ISO3088DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3088	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



PACKAGE OPTION ADDENDUM

10-Jun-2014

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2013

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3080DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO3082DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO3086DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO3088DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Oct-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO3080DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO3082DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO3086DWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO3088DWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- E. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- F. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>