











TS5A22362

#### SCDS364D - JUNE 2015 - REVISED MARCH 2018

### TS5A22362 0.65- $\Omega$ 2-channel SPDT Analog Switches With Negative Signaling Capability

#### **Features**

- Specified Break-Before-Make Switching
- Negative Signaling Capability: Maximum Swing from -2.75 V to 2.75 V ( $V_{CC} = 2.75$  V)
- Low ON-State Resistance (0.65 Ω Typical)
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- 2.3-V to 5.5-V Power Supply (V<sub>CC</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2500-V Human-Body Model (A114-B, Class II)
  - 1500-V Charged-Device Model (C101)
  - 200-V Machine Model (A115-A)

### **Applications**

- Cell Phones
- **PDAs**
- Portable Instrumentation
- **Audio Routing**
- Medical Imaging

### 3 Description


The TS5A22362 is a bidirectional, 2-channel singlepole double-throw (SPDT) analog switch designed to operate from 2.3 V to 5.5 V. The device features negative signal swing capability that allows signals below ground to pass through the switch without distortion. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications. The 3.00 mm x 3.00 mm DRC package is also available as a nonmagnetic package for medical imaging application.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VSON (10)	3.00 mm × 3.00 mm
TS5A22362	DSBGA (10)	1.86 mm × 1.36 mm
	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Schematic





1	Гэ	h	ما	Λf	$C_{\Delta}$	nte	nte
ı	ıa	v	ıe	OI.	CU	HE	1112

1	Features 1		8.2 Functional Block Diagram	15
2	Applications 1		8.3 Feature Description	15
3	Description 1		8.4 Device Functional Modes	15
4	Revision History2	9	Application and Implementation	16
5	Pin Configuration and Functions		9.1 Application Information	16
6	Specifications4		9.2 Typical Application	16
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	18
	6.2 ESD Ratings	11	Layout	18
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	18
	6.4 Thermal Information		11.2 Layout Example	18
	6.5 Electrical Characteristics for 2.5-V Supply	12	Device and Documentation Support	19
	6.6 Electrical Characteristics for 3.3-V Supply		12.1 Receiving Notification of Documentation Update	es 19
	6.7 Electrical Characteristics for 5-V Supply		12.2 Community Resources	19
	6.8 Typical Characteristics9		12.3 Trademarks	19
7	Parameter Measurement Information 11		12.4 Electrostatic Discharge Caution	19
8	Detailed Description 15		12.5 Glossary	19
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	19

### **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (June 2017) to Revision D	Page
Changed the YZP Package From: Laser Marketing View and Bump View To: Top View	
<ul> <li>Changed the Q<sub>C</sub> TYP value From: 10 pC To: 150 pC in the Electrical Characteristics for 5-V Supply</li> </ul>	/ table 8
Changes from Revision B (September 2015) to Revision C	Page
• Changed the V <sub>IN</sub> MAX value From: V <sub>CC</sub> To: 5.5 V in the <i>Recommended Operating Conditions</i> table	4
Changes from Revision A (August 2015) to Revision B	Page
Changed C <sub>L</sub> TEST CONDITION value for all THD PARAMETERs from 15 pf to 35 pf	6
Changes from Original (June 2015) to Revision A	Page
Changed the Functional Block Diagram.	15


Submit Documentation Feedback




### 5 Pin Configuration and Functions







#### YZP Package 10-Pin DSBGA Top View



#### **Pin Functions**

		PIN		TYPE	DECORIDATION		
NAME	VSON	VSSOP	DSBGA	IIFE	DESCRIPTION		
VCC	1	1	A2	_	Power Supply		
NO1	2	2	А3	I/O	Normally Open (NO) signal path, Switch 1		
COM1	3	3	В3	I/O	Common signal path, Switch 1		
NC1	4	4	C3	I/O	Normally Closed (NC) signal path, Switch 1		
IN1	5	5	D3	I	Digital control pin , Switch 1		
GND	6	6	D2	_	Ground		
IN2	7	7	D1	I	Digital control pin, Switch 2		
NC2	8	8	C1	I/O	Normally Closed (NC) signal path, Switch 2		
COM2	9	9	B1	I/O	Common signal path, Switch 2		
NO2	10	10	A1	I/O	Normally Open (NO) signal Path, Switch 2		



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub> (2)	Supply voltage (3)		-0.5	6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Analog voltage (3) (4) (5)	3) (4) (5)		V <sub>CC</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current	V <sub>NC</sub> , V <sub>NO</sub> , V <sub>COM</sub> < 0 or V <sub>NC</sub> , V <sub>NO</sub> , V <sub>COM</sub> > V <sub>CC</sub>	-50	50	mA
I <sub>NC</sub>	ON-state switch current		-150	150	
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(6)</sup>	k switch current $^{(6)}$ $V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-300	300	mA
I <sub>NC</sub> (3) (7) (8)	ON-state switch current		-350	350	
I <sub>NO</sub> (3) (7) (8) I <sub>COM</sub> (3) (7) (8)	ON-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-500	500	mA
VI	Digital input voltage	·	-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current (3) (4)	V <sub>I</sub> < 0	-50	50	mA
I <sub>CC</sub> I <sub>GND</sub>	CONTINUOUS CAITETT THOUGH ACCOLUMD		-100	100	mA
T <sub>stg</sub>	Storage temperature	Storage temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle.
- (7)  $V_{CC} = 3.0 \text{ V to } 5.0 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}.$
- (8) For YZP package only.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	5.5	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal path voltage	V <sub>CC</sub> – 5.5	V <sub>cc</sub>	V
V <sub>IN</sub>	Digital control	GND	5.5	V



#### 6.4 Thermal Information

			TS5A22362					
	THERMAL METRIC (1)	DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	UNIT			
		10 PINS	10 PINS	10 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	163.3	44.3	90.9	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	70.1	0.3	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	83.1	19.3	8.3	°C/W			
ΨЈТ	Junction-to-top characterization parameter	6.8	2.0	3.2	°C/W			
ΨЈВ	Junction-to-board characterization parameter	81.8	19.4	8.3	°C/W			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

### 6.5 Electrical Characteristics for 2.5-V Supply

 $V_{CC} = 2.3 \text{ V}$  to 2.7 V,  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted) <sup>(1)</sup>

F	PARAMETER	TEST COND	ITIONS	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
Analog Sv	witch								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> - 5.5		V <sub>CC</sub>	V
Б	ON-state	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.5 V,	COM to NO or NC,	25°C	0.7.1/		0.65	0.94	0
R <sub>on</sub>	resistance	$V_{CC} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	see Figure 13	Full	2.7 V			1.3	Ω
A.D.	ON-state	$V_{NC}$ or $V_{NO} = 1.5 \text{ V}$ ,	COM to NO or NC,	25°C	271/		0.023	0.11	0
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full	2.7 V			0.15	Ω
Б	ON-state	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.5 V,	COM to NO or NC,	25°C	0.7.1/		0.18	0.46	0
R <sub>on(flat)</sub>	resistance flatness	$V_{CC} - 5.5 \text{ V}$ $I_{COM} = -100 \text{ mA},$	see Figure 13	Full	2.7 V			0.5	Ω
		$V_{NC} = 2.25 \text{ V}, V_{CC} - 5.5 \text{ V}$				-50		50	
I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	NC, NO OFF leakage current	$\begin{array}{l} V_{COM} = V_{CC} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NO} = \text{Open} \\ \text{COM to NO} \\ \text{or} \\ V_{NO} = 2.25 \text{ V}, \ V_{CC} - 5.5 \text{ V}, \\ V_{COM} = V_{CC} - 5.5 \text{ V}, \ 2.25 \text{ V} \\ V_{NC} = \text{Open} \\ \text{COM to NC} \end{array}$	See Figure 14	Full	2.7	-375		375	nA
	COM	$V_{NC}$ and $V_{NO}$ = Floating,		25°C		-50		50	
I <sub>COM(ON)</sub>	ON leakage current	$V_{COM} = V_{CC}, V_{CC} - 5.5 \text{ V}$	See Figure 15	Full	2.7 V	-375		375	nA
Digital Co	ntrol Inputs (IN) (2)								
$V_{IH}$	Input logic high			Full		1.4		5.5	V
$V_{IL}$	Input logic low			1 411				0.6	
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage	$V_{IN} = V_{CC}$ or 0		25°C	2.7 V	-250		250	nA
	current	- IIV		Full		-250		250	
Dynamic		T							
		$V_{COM} = V_{CC}$	$C_1 = 35 pF$ ,	25°C	2.5 V		44	80	
t <sub>ON</sub>	Turnon time	$R_L = 300 \Omega$	see Figure 17	Full	2.3 V to 2.7 V			120	ns
			25°C	2.5 V		22	70		
t <sub>OFF</sub>	Turnoff time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega,$	C <sub>L</sub> = 35 pF, see Figure 17	Full	2.3 V to 2.7 V			70	ns
t <sub>BBM</sub>	Break-before-make time	See Figure 18		25°C	2.5 V	1	7		ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, see Figure 22	25°C	2.5 V		150		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND,	See Figure 16	25°C	2.5 V		70		pF

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



### **Electrical Characteristics for 2.5-V Supply (continued)**

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

F	PARAMETER	TEST COND	ITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN TYP	MAX	UNIT
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON, f = 10 MHz	See Figure 16	25°C	2.5 V	370		pF
Cı	Digital input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	See Figure 16	25°C	2.5 V	2.6		pF
BW	Bandwidth	$R_L = 50 \Omega, -3 dB$	See Figure 18	25°C	2.5 V	17		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 20	25°C	2.5 V	-66		dB
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 21	25°C	2.5 V	-75		dB
THD	Total harmonic distortion	$R_L = 600 \ \Omega,$ $C_L = 35 \ pF$	f = 20 Hz to 20 kHz, see Figure 23	25°C	2.5 V	0.01%		
Supply								
-	Positive	$V_{COM}$ and $V_{IN} = V_{CC}$ or GND,		25°C	2.7 V	0.2	1.1	٨
I <sub>CC</sub>	supply current	$V_{NC}$ and $V_{NO}$ = Floating		Full	2.7 V		1.3	μΑ
I <sub>cc</sub>	Positive supply current	$V_{COM} = V_{CC} - 5.5 \text{ V},$ $V_{IN} = V_{CC} \text{ or GND,}$ $V_{NC} \text{ and } V_{NO} = \text{Floating}$		Full	2.7 V		3.3	μА

### 6.6 Electrical Characteristics for 3.3-V Supply

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$  (unless otherwise noted) (1)

	PARAMETER	TEST COM	NDITIONS	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> - 5.5		V <sub>CC</sub>	٧
		$V_{NC}$ or $V_{NO} \le V_{CC}$ ,		25°C			0.61	0.87	
R <sub>on</sub>	ON-state resistance	1.5  V, $V_{CC} - 5.5 \text{ V},$ $I_{COM} = -100 \text{ mA}$	COM to NO or NC, see Figure 13	Full	3 V			0.97	Ω
	ON-state	$V_{NC}$ or $V_{NO} = 1.5 \text{ V}$ ,	COM to NO or NC,	25°C			0.024	0.13	
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full	3 V			0.13	Ω
	ON-state	$V_{NC}$ or $V_{NO} \le V_{CC}$ ,		25°C			0.12	0.46	
R <sub>on(flat)</sub>	resistance flatness	1.5  V, $V_{CC} - 5.5 \text{ V},$ $I_{COM} = -100 \text{ mA}$	COM to NO or NC, see Figure 13	Full	3 V			0.5	Ω
		$V_{NC} = 3 \text{ V}, V_{CC} - 5.5 \text{ V}$		25°C		-50		50	
I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	NC, NO OFF leakage current	$\begin{array}{l} V_{COM} = V_{CC} - 5.5 \text{ V}, 3 \text{ V} \\ V_{NO} = \text{Open} \\ \text{COM to NO} \\ \text{or} \\ V_{NO} = 3 \text{ V}, V_{CC} - 5.5 \text{ V}, \\ V_{COM} = V_{CC} - 5.5 \text{ V}, 3 \text{ V} \\ V_{NC} = \text{Open} \\ \text{COM to NC} \end{array}$	See Figure 14	Full	3.6 V	-375		375	nA
	COM	$V_{NC}$ and $V_{NO}$ = Floating,	COM to NO or NC,	25°C		-50		50	
I <sub>COM(ON)</sub>	ON leakage current	$V_{COM} = V_{CC}, V_{CC} - 5.5 \text{ V}$	see Figure 15	Full	3.6 V	-375		375	nA
DIGITAL C	CONTROL INPUTS (IN)	2)							
V <sub>IH</sub>	Input logic high			Full		1.4		5.5	V
$V_{IL}$	Input logic low			i uli				8.0	V
	Input leakage current	$V_{IN} = V_{CC}$ or 0		25°C	3.6 V	-250		250	nA
I <sub>IH</sub> , I <sub>IL</sub>	input leakage cufferit	VIN = VCC OI O		Full	3.0 V	-250		250	IIA

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### **Electrical Characteristics for 3.3-V Supply (continued)**

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$  (unless otherwise noted) (1)

	PARAMETER	TEST COND	ITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
DYNAMIC	;								
		W W	0 05-5	25°C	3.3 V		34	80	
t <sub>ON</sub>	Turnon time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega$	C <sub>L</sub> = 35 pF, see Figure 17	Full	3 V to 3.6 V			120	ns
		$V_{COM} = V_{CC}$	$C_1 = 35 \text{ pF},$	25°C	3.3 V		19	70	
t <sub>OFF</sub>	Turnoff time	$R_L = 300 \Omega$	see Figure 17	Full	3 V to 3.6 V			70	ns
t <sub>BBM</sub>	Break-before-make time	See Figure 18		25°C	3.3 V	1	7		ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1 nF, see Figure 22	25°C	3.3 V		150		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or $V_{CC} - 5.5 \text{ V}$	See Figure 16	25°C	3.3 V		70		pF
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, f = 10 MHz	See Figure 16	25°C	3.3 V		370		pF
Cı	Digital input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	See Figure 16	25°C	3.3 V		2.6		pF
BW	Bandwidth	$R_L = 50 \Omega, -3 dB$	Switch ON, see Figure 18	25°C	3.3 V		17.5		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 20	25°C	3.3 V		-68		dB
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 21	25°C	3.3 V		-76		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 35 pF$	f = 20 Hz to 20 kHz, see Figure 23	25°C	3.3 V		0.008%		
SUPPLY									
lcc		$V_{COM}$ and $V_{IN} = V_{CC}$ or GND,		25°C	3.6 V		0.1	1.2	μА
	Positive	$V_{NC}$ and $V_{NO}$ = Floating		Full	3.0 V			1.3	μА
	supply current	$V_{COM} = V_{CC} - 5.5 \text{ V},$ $V_{IN} = V_{CC} \text{ or GND},$ $V_{NC} \text{ and } V_{NO} = \text{Floating}$		Full	3.6 V			3.4	μΑ

### 6.7 Electrical Characteristics for 5-V Supply

 $V_{CC} = 4.5 \text{ V}$  to 5.5 V,  $T_{\Delta} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted) (1)

P	PARAMETER	TEST CON	DITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					V <sub>CC</sub> - 5.5		$V_{CC}$	٧
_	ON-state	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.6 V,	COM to NO or NC,	25°C			0.52	0.74	
R <sub>on</sub>	resistance	$V_{CC} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA}$	see Figure 13		4.5 V			0.83	Ω
	ON-state	$V_{NC}$ or $V_{NO} = 1.6 \text{ V}$ ,	COM to NO or NC,	25°C			0.04	0.23	
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA}$	see Figure 13	Full	4.5 V			0.30	Ω
R <sub>on(flat)</sub>	ON-state resistance flatness	$V_{NC}$ or $V_{NO} = V_{CC}$ , 1.6 V,	COM to NO or NC, see Figure 13	25°C			0.076	0.46	Ω
		$V_{CC} = -5.5 \text{ V},$ $I_{COM} = -100 \text{ mA}$		Full	4.5 V			0.5	
		$V_{NC} = 4.5 \text{ V}, V_{CC} - 5.5 \text{ V},$		25°C		-50		50	
I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	NC, NO OFF leakage current	$\begin{split} &V_{COM} = V_{CC} - 5.5 \text{ V}, \ 4.5 \text{ V}, \\ &V_{NO} = \text{Open}, \\ &COM \text{ to NO} \\ &\text{or} \\ &V_{NO} = 4.5 \text{ V}, V_{CC} - 5.5 \text{ V}, \\ &V_{COM} = V_{CC} - 5.5 \text{ V}, \ 4.5 \text{ V}, \\ &V_{NC} = \text{Open}, \\ &COM \text{ to NC} \end{split}$	See Figure 14	Full	5.5 V	-375		375	nA
	COM	$V_{NC}$ and $V_{NO}$ = Floating,		25°C		-50		50	nA
I <sub>COM(ON)</sub>	ON leakage current	$V_{COM} = V_{CC}, V_{CC} - 5.5 \text{ V}$	See Figure 15	Full	5.5 V	-375	·	375	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



### **Electrical Characteristics for 5-V Supply (continued)**

 $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)  $^{(1)}$ 


PARAMETER		TEST CONE	DITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
DIGITAL (	CONTROL INPUTS (IN)	) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high					2.4		5.5	.,
V <sub>IL</sub>	Input logic low	=		Full				0.8	V
	Input leakage	V V 0		25°C	5.5.1/	-250		250	^
I <sub>IH</sub> , I <sub>IL</sub>	current	$V_{IN} = V_{CC}$ or 0		Full	5.5 V	-250		250	nA
DYNAMIC	;			•					
		V V	0 25 25	25°C	5 V		27	80	
t <sub>ON</sub>	Turnon time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega$	C <sub>L</sub> = 35 pF, see Figure 17	Full	4.5 V to 5.5 V			80	ns
		V V	0 25 25	25°C	5 V		13	70	
t <sub>OFF</sub>	Turnoff time	$V_{\text{COM}} = V_{\text{CC}},$ $R_{\text{L}} = 300 \ \Omega$	C <sub>L</sub> = 35 pF, see Figure 17	Full	4.5 V to 5.5 V			70	ns
t <sub>BBM</sub>	Break-before-make time	$V_{NC} = V_{NO} = V_{CC}/2$ $R_L = 300 \Omega$	$C_L = 35 pF$ , see Figure 18	25°C	5 V	1	3.5		ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1 nF, see Figure 22	25°C	5 V		150		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or $V_{CC} - 5.5 \text{ V}$	See Figure 16	25°C	5 V		70		pF
C <sub>COM(ON)</sub>	NC, NO, COM ON capacitance	$V_{COM} = V_{CC}$ or GND,	See Figure 16	25°C	5 V		370		pF
Cı	Digital input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	See Figure 16	25°C	5 V		2.6		pF
BW	Bandwidth	$R_L = 50 \Omega$	See Figure 18	25°C	5 V		18.3		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50 Ω	f = 100 kHz, see Figure 20	25°C	5 V		-70		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$	f = 100 kHz, see Figure 21	25°C	5 V		-78		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 35 \text{ pF}$	f = 20 Hz to 20 kHz, see Figure 23	25°C	5 V		0.009%		
SUPPLY									
		$V_{COM}$ and $V_{IN} = V_{CC}$ or GND,		25°C			0.2	1.3	
	Positive	$V_{NC}$ and $V_{NO}$ = Floating		Full				3.5	
I <sub>cc</sub>	supply current	$V_{COM} = V_{CC} - 5.5 \text{ V},$ $V_{IN} = V_{CC} \text{ or GND},$ $V_{NC} \text{ and } V_{NO} = \text{Floating}$		Full	5.5 V			5	μА

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Submit Documentation Feedback



### 6.8 Typical Characteristics




Copyright © 2015–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**



Submit Documentation Feedback

Copyright © 2015–2018, Texas Instruments Incorporated



### 7 Parameter Measurement Information




Figure 13. ON-state resistance (R<sub>on</sub>)




Figure 14. OFF-state leakage current (I<sub>COM(OFF)</sub>, I<sub>NO(OFF)</sub>)




Figure 15. ON-state leakage current  $(I_{COM(ON)}, I_{NO(ON)})$ 

Copyright © 2015–2018, Texas Instruments Incorporated



### **Parameter Measurement Information (continued)**





Figure 16. Capacitance (C<sub>I</sub>, C<sub>COM(OFF)</sub>, C<sub>COM(ON)</sub>, C<sub>NO(OFF)</sub>, C<sub>NO(ON)</sub>)




- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- B.  $C_L$  includes probe and jig capacitance.

Figure 17. Turnon (t<sub>ON</sub>) and Turnoff time (t<sub>OFF</sub>)

Submit Documentation Feedback



#### **Parameter Measurement Information (continued)**



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .

Figure 18. Break-Before-Make Time (t<sub>BBM</sub>)




Figure 19. Bandwidth (BW)




Figure 20. OFF isolation (O<sub>ISO</sub>)

Channel OFF: NO to COM  $V_{IN} = V_{IH}$  or  $V_{IL}$ 

NetworkAnalyzerSetup
Source power = 0 dBm
(632-mV P-P at 50-Ω load)
DC bias = 350 mV

Copyright © 2015–2018, Texas Instruments Incorporated

Submit Documentation Feedback



#### **Parameter Measurement Information (continued)**






Figure 21. Crosstalk (X<sub>TALK</sub>)



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 22. Charge injection (Q<sub>C</sub>)



C<sub>L</sub> includes probe and jig capacitance.

Figure 23. Total Harmonic Distortion (THD)




#### 8 Detailed Description

#### 8.1 Overview

The TS5A22362 is a bidirectional, 2-channel single-pole double-throw (SPDT) analog switches designed to operate from 2.3 V to 5.5 V. The devices feature negative signal capability that allows signals below ground to pass through the switch without distortion. The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Negative Signaling Capacity

The TS5A22362 dual SPDT switches feature negative signal capability that allows signals below ground to pass through without distortion. These analog switches operate from a single +2.3-V to +5.5-V supply. The input and output signal swing of the device is dependant of the supply voltage  $V_{CC}$ : the devices pass signals as high as  $V_{CC}$  and as low as  $V_{CC} - 5.5$  V, including signals below ground with minimal distortion.

Table 1 shows the input/output signal swing the user can get with different supply voltages.

SUPPLY VOLTAGE, V <sub>CC</sub>	MINIMUM (V <sub>NC</sub> , V <sub>NO</sub> , V <sub>COM</sub> ) = V <sub>CC</sub> - 5.5	$\begin{aligned} & MAXIMUM \\ & (V_{NC},  V_{NO},  V_{COM}) = V_{CC} \end{aligned}$
5.5 V	0 V	5.5 V
4.5 V	–1.9 V	4.5 V
3.6 V	–2.5 V	3.6 V
3.0 V	–2.5 V	3.0 V
2.7 V	–2.8 V	2.7 V
2.3 V	−3.2 V	2.3 V

Table 1. Input/Output signal swing

#### 8.4 Device Functional Modes

The function table for TS5A22362 is shown in Table 2

**Table 2. Function Table** 

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

Ensure that the device is powered up with a supply voltage on VCC before a voltage can be applied to the signal paths NC and NO.

Tie the digitally controlled inputs select pins IN1 and IN2 to  $V_{CC}$  or GND to avoid unwanted switch states that could result if the logic control pins are left floating.

All unused digital inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

#### 9.2 Typical Application




Figure 24. Typical Application

#### 9.2.1 Design Requirements

Tie the digitally controlled inputs select pins IN1 and IN2 to  $V_{CC}$  or GND to avoid unwanted switch states that could result if the logic control pins are left floating.

#### 9.2.2 Detailed Design Procedure

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS5A22362 operates from a single +2.3-V to +5.5-V supply and the input/output signal swing of the device is dependant of the supply voltage  $V_{CC}$ . The device will pass signals as high as  $V_{CC}$  and as low as  $V_{CC}$  – 5.5 V. Use table 2 as a guide for selecting supply voltage based on the signal passing through the switch.

Ensure that the device is powered up with a supply voltage on VCC before a voltage can be applied to the signal paths NC and NO.



### **Typical Application (continued)**

### 9.2.3 Application Curve




Figure 25.  $R_{on}$  vs  $V_{COM}$ 



### 10 Power Supply Recommendations

The TS5A22362 operates from a single 2.3-V to 5.5-V supply. The device must be powered up with a supply voltage on VCC before a voltage can be applied to the signal paths NC and NO. It is recommended to include a 100-µs delay after VCC is at voltage before applying a signal on NC and NO paths

It is also good practice to place a 0.1-μF bypass capacitor on the supply pin VCC to GND to smooth out lower frequency noise to provide better load regulation across the frequency spectrum.


### 11 Layout

#### 11.1 Layout Guidelines

TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

Minimize trace lengths and vias on the signal paths in order to preserve signal integrity.

#### 11.2 Layout Example






Figure 26. Layout example of TS5A22362



### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





19-Jul-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pine	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
Orderable Device	(1)	r ackage Type	Drawing	1 1113	Qty	(2)	(6)	(3)	Op Temp ( O)	(4/5)	Campies
HPA02208YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(39 ~ 392)	Samples
TS5A22362DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	39R	Samples
TS5A22362DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	39R	Samples
TS5A22362DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVG	Samples
TS5A22362DRCT-NM	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	ZVGNM	Samples
TS5A22362YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(39 ~ 392)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### **PACKAGE OPTION ADDENDUM**

19-Jul-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal												-
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A22362DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A22362DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22362DRCT-NM	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS5A22362YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2

www.ti.com 3-Aug-2017



\*All dimensions are nominal

7 till difficilities are fremmal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A22362DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS5A22362DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TS5A22362DRCT-NM	VSON	DRC	10	250	210.0	185.0	35.0
TS5A22362YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



### DRC (S-PVSON-N10)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

### DRC (S-PVSON-N10)

### PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### DRC (S-PVSON-N10)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

## DGS (S-PDSO-G10)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.





DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.