www.ti.com

SN74LVCH16T245 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES635A-JULY 2005-REVISED AUGUST 2005


FEATURES

- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track $V_{\rm CCA}.$ $V_{\rm CCA}$ accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track $V_{\rm CCB}.$ $V_{\rm CCB}$ accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

DGG OR DGV PACKAGE (TOP VIEW)



The SN74LVCH16T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V_{CCA}.

The SN74LVCH16T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

ORDERING INFORMATION

T _A	PACKAGE ⁽	1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP - DGG	Tape and reel	SN74LVCH16T245DGGR	LVCH16T245
40°C to 95°C	TVSOP - DGV	Tape and reel	SN74LVCH16T245DGVR	LDHT245
–40°C to 85°C	VFBGA – GQL	Tape and reel	SN74LVCH16T245GQLR	LDHT245
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVCH16T245ZQLR	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS WWW.ti.com

SCES635A-JULY 2005-REVISED AUGUST 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)


Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then all outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CCB}	V_{CCA}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	V _{CCB}	V_{CCA}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 OE

(1) NC - No internal connection


FUNCTION TABLE⁽¹⁾ (EACH 16-BIT SECTION)

CONTRO	L INPUTS	OUTPUT C	IRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Χ	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

SCES635A-JULY 2005-REVISED AUGUST 2005

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA} V _{CCB}	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
V_{I}	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
Vo	Voltage range applied to any output	A port	-0.5	6.5	V
	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
V _a	Voltage range applied to any output in the high or low state (2)(3)	A port	-0.5	V _{CCA} + 0.5	V
Vo		B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (4)	DGV package		58	°C/W
		GQL/ZQL package		28	
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCES635A-JULY 2005-REVISED AUGUST 2005

Recommended Operating Conditions (1)(2)(3)

			V _{cci}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.65	5.5	V
V_{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		$V_{CCI} \times 0.65$		
\	High-level	Data innuta (4)	2.3 V to 2.7 V		1.7		V
V_{IH}	input voltage	Data inputs ⁽⁴⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			$V_{\text{CCI}} \times 0.35$	
.,	Low-level	Data innuta(4)	2.3 V to 2.7 V			0.7	V
V_{IL}	input voltage	Data inputs ⁽⁴⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		$V_{CCA} \times 0.65$		
	High-level	Control inputs	2.3 V to 2.7 V		1.7		
V_{IH}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCA} \times 0.35$	
	Low-level	Control inputs	2.3 V to 2.7 V			0.7	
V_{IL}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
		Active state			0	V _{cco}	.,
$V_{I/O}$	Input/output voltage	3-State			0	5.5	V
		T.		1.65 V to 1.95 V		-4	
	LPak laval autout aven			2.3 V to 2.7 V		-8	1
I _{OH}	High-level output cur	rent		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
l _{OL}	L Low-level output currer	ent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
	Input transition		2.3 V to 2.7 V			20	
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T _A	Operating free-air ter	nperature			-40	85	°C

 $[\]begin{array}{ll} \text{(1)} & \text{V_{CCI} is the V_{CC} associated with the data input port.} \\ \text{(2)} & \text{V_{CCO} is the V_{CC} associated with the output port.} \\ \end{array}$

 ⁽²⁾ V_{CCO} is the V_{CC} associated with the output poil.
 (3) All unused control inputs of the device must be held at V_{CCA} GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 (5) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.



SCES635A-JULY 2005-REVISED AUGUST 2005

Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CON	DITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT		
		$I_{OH} = -100 \mu A$,	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1				
		$I_{OH} = -4 \text{ mA},$		1.65 V	1.65 V				1.2				
V_{OH}		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V		
		$I_{OH} = -24 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V				2.4				
		$I_{OH} = -32 \text{ mA},$		4.5 V	4.5 V				3.8				
		$I_{OL} = 100 \mu A$		1.65 V to 4.5 V	1.65 V to 4.5 V					0.1			
		$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V					0.45			
V_{OL}		$I_{OL} = 8 \text{ mA},$	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V		
		I _{OL} = 24 mA,	$V_I = V_{IL}$	3 V	3 V					0.55			
			$V_I = V_{IL}$	4.5 V	4.5 V					0.55			
I _I	Control inputs	V _I = V _{CCA} or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±0.5	±1		±2	μΑ		
		V _I = 0.58 V		1.65 V	1.65 V				15				
. (3)		$V_1 = 0.7 \ V$		2.3 V	2.3 V				45				
I _{BHL} ⁽³⁾		V _I = 0.8 V		3 V	3 V				75		μΑ		
		$V_1 = 0.1.35 \text{ V}$		4.5 V	4.5 V				100				
		V _I = 1.07 V		1.65 V	1.65 V				-15				
. (4)		$V_1 = 1.7 \ V$		2.3 V	2.3 V				-45		пΔ		
I _{BHH} (¬)	I _{BHH} ⁽⁴⁾	V _I = 2 V		3 V	3 V				-75		μΑ		
		V _I = 3.15 V		4.5 V	4.5 V				-100				
				1.95 V	1.95 V				200				
. (5)	$V_{I} = 0$ to V_{CC}		2.7 V	2.7 V				300		μΑ		
I _{BHLO} (5)			3.6 V	3.6 V				500				
				5.5 V	5.5 V				900				
				1.95 V	1.95 V				-200				
. (6)	V 045 V		2.7 V	2.7 V				-300		^		
I _{BHHO} (0)	$V_I = 0$ to V_{CC}		3.6 V	3.6 V				-500		μΑ		
				5.5 V	5.5 V				-900				
	A port	\\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	M	0 V	0 to 5.5 V		±0.5	±1		±2	^		
l _{off}	B port	V_I or $V_O = 0$ to 5.5	V	0 to 5.5 V	0 V		±0.5	±1		±2	μΑ		
	A or B port	$V_O = V_{CCO}$ or	OE = V _{IH}	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		<u>±2</u>			
I_{OZ}	B port	$\begin{array}{c} \text{GND,} \\ \text{V}_{\text{I}} = \text{V}_{\text{CCI}} \text{ or GND} \end{array}$	OE = don't	0 V	5.5 V			±1		±2	μΑ		
	A port	1 - ACCI OI OIAD	care	5.5 V	0 V			±1		±2			
				1.65 V to 5.5 V	1.65 V to 5.5 V					20			
I_{CCA}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V					20	μΑ		
		V = V(C 01 0112), 1(0 V	5 V					-2			
				1.65 V to 5.5 V	1.65 V to 5.5 V					20			
I _{CCB}		$V_I = V_{CCI}$ or GND, $I_O =$	$I_O = 0$	5 V	0 V					-2	μΑ		
				0 V	5 V					20	+ -		
I _{CCA} +	I _{CCB}	$V_I = V_{CCI}$ or GND,	I _O = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					30	μΑ		

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port. The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

An external driver must source at least I_{BHLO} to switch this node from low to high. An external driver must sink at least I_{BHHO} to switch this node from high to low.



SCES635A-JULY 2005-REVISED AUGUST 2005

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP MAX	MIN MAX	UNIT
ΔI_{CCA}	DIR	DIR at V _{CCA} – 0.6 V, B port = open, A port at V _{CCA} or GND	3 V to 5.5 V	3 V to 5.5 V		50	μΑ
C _i	Control inputs	V _I = V _{CCA} or GND	3.3 V	3.3 V	4	5	pF
C _{io}	A or B port	$V_{O} = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5	10	pF

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V_{CCB} = 2.5 V \pm 0.2 V		V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)	(COTFOT) MIN N		MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	1.7	21.9	1.3	9.2	1	7.4	0.4	7.1	ns
t _{PHL}	A	Б	1.7	21.0	1.0	J.Z		7	0.4	7.1	113
t _{PLH}	В	Α	0.9	23.8	0.8	23.8	0.7	23.4	0.7	23.4	ns
t _{PHL}	В	A	0.9	23.0	0.6	23.0	0.7	23.4	0.7	23.4	115
t _{PHZ}	<u>OE</u>	A	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
t _{PLZ}	OL	^	1.5	29.0	1.5	29.4	1.5	29.3	1.4	29.2	115
t _{PHZ}	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
t _{PLZ}	OL	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.5	115
t _{PZH}	<u>OE</u>	Α	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
t _{PZL}	OL	A	0.4	24	0.4	23.0	0.4	23.1	0.4	23.1	115
t _{PZH}	<u>OE</u>	В	1.8	32	1.5	18	1.2	12.6	0.9	10.8	ns
t _{PZL}	OL .	В	1.0	32	1.5	10	1.2	12.0	0.9	10.0	115

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		= 5 V 5 V	UNIT	
	(INFOT)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns	
t _{PHL}	^	В	1.5	21.4	1.2	9	0.8	0.2	0.0	4.0	115	
t _{PLH}	В	Α	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns	
t _{PHL}	Ь	A	1.2	9.3		9.1	1	0.9	0.9	0.0	115	
t_{PHZ}	OE	Α	1.4	9	1.4	9	1.4	9	1.4	9	ns	
t _{PLZ}	OL .	Α	1.4	9	1.4	9	1.4	9	1.4	9	115	
t_{PHZ}	 	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns	
t_{PLZ}	OL .	В	2.5	23.0	1.0	' '	1.7	9.5	0.9	0.3	113	
t_{PZH}	OE	^	1	10.9	1	10.9	1	10.9	1	10.9	ns	
t _{PZL}	JL JL	А	ı	10.9		10.9	1	10.9	·	10.9	115	
t_{PZH}	OE	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	ns	
t_{PZL}		В	1.7	20.2	1.5	12.9	1.2	9.4	Į.	0.9	115	

SCES635A-JULY 2005-REVISED AUGUST 2005

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TO V _{CCB} = 1.8 V ± 0.15 V		V_{CCB} = 2.5 V \pm 0.2 V		V_{CCB} = 3.3 V \pm 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.6	21.2	1.1	8.8	0.8	6.2	0.6	4.4	ns
t _{PHL}	A	Ь	1.0	21.2	1.1	0.0	0.6	0.2	0.6	4.4	115
t _{PLH}	В	Α	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t _{PHL}	В	A	0.8	1.2	0.0	0.2	0.7	0.1	0.0	O	115
t _{PHZ}	<u>OE</u>	A.	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t _{PLZ}	OL	A	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	115
t _{PHZ}	 OE	В	2.1	29	1.7	10.3	1.5	8.8	0.8	6.3	ns
t _{PLZ}	OL	В	2.1	29	1.7	10.3	1.5	0.0	0.6	0.3	115
t _{PZH}	OE	Δ	0.8	7.8	0.8	8.1	0.8	8.1	0.8	8.1	ns
t _{PZL}	OL.	Α	0.8	7.0	0.0	0.1	0.0	0.1	0.6	0.1	115
t _{PZH}	- OE	В	1.8	27.7	1.4	12.4	1.1	8.5	0.8	6.4	ns
t _{PZL}	OE .	Б	1.0	21.1	1.4	12.4	1.1	0.5	0.6	0.4	115

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)	(OUTFUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	1.5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t _{PHL}	A	В	1.5	21.4	'	0.0	0.7	O	0.4	4.2	115
t _{PLH}	В	Α	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t _{PHL}	Б	A	0.7		0.4	4.0	0.5	4.5	0.5	4.5	113
t _{PHZ}	ŌĒ	A.	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
t _{PLZ}	OL	^	0.5	5.4	0.3	5.4	0.3	5.4	0.5	5.4	115
t _{PHZ}	ŌĒ	В	2	28.7	1.8	9.7	1.4	8	0.7	5.7	ns
t _{PLZ}	OL	В	2	20.7	1.0	9.1	1.4	0	0.7	3.7	115
t _{PZH}	ŌĒ	Α	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
t _{PZL}	OL	Α	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	113
t _{PZH}	ŌĒ	В	1.5	27.6	12	11.4	1	8.1	0.9	6	ns
t _{PZL}	OL .	В	1.5	21.0	1.3	11.4		0.1	0.9	O	115

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	V _{CCA} = V _{CCB} = 5 V	UNIT
C (1)	A-port input, B-port output		2	2	2	3	
C _{pdA} ⁽¹⁾	B-port input, A-port output	$C_L = 0,$	18	19	19	22	
C (1)	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	18	19	20	22	pF
$C_{ndB}^{(1)}$	B-port input, A-port output	, ,	2	2	2	2	


⁽¹⁾ Power dissipation capacitance per transceiver



 V_{CCA}


CCA/2

PARAMETER MEASUREMENT INFORMATION




TEST	S 1
t _{pd} t _{PLZ} /t _{PZL} t _{PHZ} /t _{PZH}	Open 2 × V _{CCO} GND

V _{cco}	CL	R _L	V _{TP}
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V \pm 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output Control

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $dv/dt \geq$ 1 V/ns, $dv/dt \geq$ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





.com 24-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVCH16T245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16T245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16T245DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16T245ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVCH16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16T245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16T245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16T245KR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated