

www.ti.com SCDS290 – AUGUST 2009


SINGLE 5-Ω SP3T ANALOG SWITCH 5-V/3.3-V 3:1 MULTIPLEXER/DEMULTIPLEXER

Check for Samples: TS5A3357-Q1

FEATURES

- Qualified for Automotive Applications
- Specified Break-Before-Make Switching
- Low ON-State Resistance
- High Bandwidth
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch Up Exceeds 100 mA per JESD78B, Class I

SC-70 (DCU) PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The TS5A3357 is a high-performance, single-pole triple throw (SP3T) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and low input/output capacitance and, thus, causes a very low signal distortion. The break-before-make feature allows transferring of a signal from one port to another, with a minimal signal distortion. This device also offers a low charge injection which makes this device suitable for high-performance audio and data acquisition systems.

Table 1. Summary of Characteristics⁽¹⁾

Configuration	Triple 3:1 Multiplexer/ Demultiplexer (1 x SP3T)
Number of channels	1
ON-state resistance (r _{on})	5 Ω
ON-state resistance match (Δr _{on})	0.1 Ω
ON-state resistance flatness (r _{on(flat)})	6.5 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	6.5 ns/3.7 ns
Break-before-make time (t _{BBM}) ⁽²⁾	0.5 ns
Charge injection (Q _C)	3.4 pC
Bandwidth (BW)	334 MHz
OFF isolation (O _{ISO})	-82 dB at 10 MHz
Crosstalk (X _{TALK})	-62 dB at 10 MHz
Total harmonic distortion (THD)	0.05%
Leakage current (I _{COM(OFF)})	±1 μA
Package option	8-pin DCU (US8)

⁽¹⁾ $V_{+} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$

(2) Specified by designed. Not production tested.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Table 2. FUNCTION TABLE

IN1	IN2	COM TO NO0	COM TO NO1	COM TO NO2
L	L	OFF	OFF	OFF
Н	L	ON	OFF	OFF
L	Н	OFF	ON	OFF
Н	Н	OFF	OFF	ON

Table 3. ORDERING INFORMATION⁽¹⁾

	T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
Ī	-40°C to 125°C	SOT - DCU	Reel of 3000	TS5A3357QDCURQ1	JAVR	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MINIMUM AND MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.5	6.5	V
$V_{NO} \ V_{COM}$	Analog voltage range ⁽³⁾ (4) (5)	-0.5	V ₊ + 0.5	V	
I_{K}	Analog port diode current	V_{NO} , $V_{COM} < 0$ or V_{NO} , $V_{COM} > V_{+}$	-50	50	mA
I_{NO} I_{COM}	On-state switch current	-100	100	mA	
VI	Digital input voltage range (3) (4)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _I < 0	-50		mA
I ₊	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.

PACKAGE THERMAL IMPEDANCE

		MAX	UNIT
θ_{JA}	Package thermal impedance ⁽¹⁾	165	°C/W

(1) The package thermal impedance is calculated in accordance with JESD 51-7.



www.ti.com SCDS290 - AUGUST 2009

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40 ^{\circ}\text{C}$ to 125 °C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NO}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	Full	4.5 V			15	Ω
		$V_{NO} = 0$,		25°C			5	7	
		$I_{COM} = 30 \text{ mA}$		Full				7	
ON-state resistance	r	$V_{NO} = 2.4 \text{ V},$	Switch ON,	25°C	4.5 V		6	12	Ω
OIV-State resistance	r _{on}	$I_{COM} = -30 \text{ mA}$	See Figure 13	Full	4.5 V			12	
		$V_{NO} = 4.5 V$,		25°C			7	15	
		$I_{COM} = -30 \text{ mA}$		Full				15	
ON-state resistance match between channels	Δr _{on}	$V_{NO} = 3.15 \text{ V},$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	25°C	4.5 V		0.1		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	25°C	5 V		6.5		Ω
NO		$V_{NO} = 0$ to V_+ ,	Switch OFF,	25°C	5.5 V	-0.2		0.2	
OFF leakage current	I _{NO(OFF)}	$V_{COM} = V_{+}$ to 0	See Figure 14	Full	5.5 V	-1		1	μA
СОМ		$V_{COM} = 0$ to V_+ ,	Switch OFF,	25°C	0	-0.2		0.2	
OFF leakage current	I _{COM(OFF)}	$V_{NO} = V_{+}$ to 0,	See Figure 14	Full	U	-1		1	μA
NO		$V_{NO} = 0$ to V_+ ,	Switch ON,	25°C	5.5 V	-0.2		0.2	μA
ON leakage current	I _{NO(ON)}	V _{COM} = Open,	See Figure 14	Full	3.5 V	-1		1	μΑ
СОМ		V _{NO} = Open,	Switch ON,	25°C	5.5 V	-0.2		0.2	μA
ON leakage current	I _{COM(ON)}	$V_{COM} = 0 \text{ to } V_+,$	See Figure 14	Full	3.5 V	-1		1	μΑ
Digital Control Input	s (IN1, IN2) ⁽	2)							
Input logic high	V_{IH}			Full		$V_{+} \times 0.7$		5.5	V
Input logic low	V_{IL}			Full		0		$V_+ \times 0.3$	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	5.5 V			0.1	μΑ

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY (1) (continued)

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic	•				. '				
T		$V_{NO} = V_{+}$ or GND,	$C_1 = 50 \text{ pF},$	25°C	5 V	1.5		10	
Turn-on time	t _{ON}	$R_L = 500 \Omega$,	See Figure 16	Full	4.5 V to 5.5 V	1.5		10	ns
Town off times		$V_{NO} = V_{+}$ or GND,	$C_1 = 50 \text{ pF},$	25°C	5 V	0.8		6.5	
Turn-off time	t _{OFF}	$R_L = 500 \Omega$	See Figure 16	Full	4.5 V to 5.5 V	0.8		7	ns
Break-before-		$V_{NO} = V_{+}$	$C_1 = 50 \text{ pF},$	25°C	5 V	0.5			
make time (3)	t _{BBM}	$R_L = 50 \Omega$,	See Figure 17	Full	4.5 V to 5.5 V	0.5			ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $C_L = 0.1 \text{ nF},$	See Figure 21	25°C	5 V		3.4		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 15	25°C	5 V		4.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 15	25°C	5 V		10.5		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 15	25°C	5 V		17		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 15	25°C	5 V		17		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	4.5 V to 5.5 V		334		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 19	25°C	4.5 V to 5.5 V		-82		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 20	25°C	4.5 V to 5.5 V		-62		dB
Supply	•			1					
Positive supply		V V m CND	Switch ON or	25°C	5.5.1/			1	
current	I ₊	$V_I = V_+ \text{ or GND},$	OFF	Full	5.5 V			10	μA

⁽³⁾ Specified by designed. Not production tested.



www.ti.com SCDS290 - AUGUST 2009

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾

 $V_{\star} = 3 \text{ V to } 3.6 \text{ V}$. $T_{\wedge} = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch		T.				1			Į.
Analog signal range	V_{COM}, V_{NO}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 13	Full	3 V			25	Ω
		$V_{NO} = 0 V$,		25°C			6.5	9	
ON-state resistance	_	$I_{COM} = 24 \text{ mA}$	Switch ON,	Full	3 V			9	Ω
ON-state resistance	r _{on}	V _{NO} = 3 V,	See Figure 13	25°C	3 V		9	20	12
		$I_{COM} = -24 \text{ mA}$		Full				20	
ON-state resistance match between channels	$\Delta r_{\sf on}$	$V_{NO} = 2.1 \text{ V},$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 13	25°C	3 V		0.1		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 13	25°C	3.3 V		13.5		Ω
NO		$V_{NO} = 0$ to V_+	Switch OFF,	25°C	2.0.1/	-0.2		0.2	
OFF leakage current	I _{NO(OFF)}	$V_{COM} = V_{+}$ to 0	See Figure 14	Full	3.6 V	-1		1	μΑ
COM		$V_{COM} = 0$ to V_+	Switch OFF,	25°C	261/	-0.2		0.2	
OFF leakage current	I _{COM(OFF)}	$V_{NO} = V_{+}$ to 0,	See Figure 14	Full	3.6 V	-1		1	μA
NO		$V_{NO} = 0$ to V_{+}	Switch ON,	25°C	2.0.1/	-0.2		0.2	
ON leakage current	I _{NO(ON)}	$V_{COM} = V_{+}$ to 0,	See Figure 14	Full	3.6 V	-1		1	μΑ
COM		V _{NO} = Open,	Switch ON,	25°C	2.0.1/	-0.2		0.2	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0$ to V_+ ,	See Figure 14	Full	3.6 V	-1		1	μΑ
Digital Control Input	s (IN1, IN2)	(2)		<u> </u>					
Input logic high	V_{IH}			Full		V ₊ × 0.7		5.5	V
Input logic low	V _{IL}			Full		0		V ₊ × 0.3	V
Input leakage		V 55V 272		25°C	2.0.1/	-1		0.1	
current	I _{IH} , I _{IL}	$V_1 = 5.5 \text{ V or } 0$		Full	3.6 V			1	μΑ

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY (1) (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time		$V_{NO} = V_{+}$ or	$C_1 = 50 \text{ pF},$	25°C	3.3 V	2		12	
rum-on time	t _{ON}	GND, $R_L = 500 \Omega$,	See Figure 16	Full	3 V to 3.6 V	2		12.9	ns
Turn-off time		$V_{NO} = V_{+}$ or GND,	$C_{L} = 50 \text{ pF},$	25°C	3.3 V	1.3		8	no
rum-on time	t _{OFF}	$R_L = 500 \Omega$	See Figure 16	Full	3 V to 3.6 V	1.5		8	ns
Break-before-	t _{BBM}	$V_{NO} = V_+,$	$C_L = 50 \text{ pF},$	25°C	3.3 V	0.5			ns
make time (3)	-DDIVI	$R_L = 50 \Omega$,	See Figure 17	Full	3 V to 3.6 V	0.5			
Charge injection	Q _C	$V_{GEN} = 0,$ $C_L = 0.1 \text{ nF},$	See Figure 21	25°C	3.3 V		1.75		рC
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		4.5		рF
COM OFF capacitance	C _{COM(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		10.5		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 15	25°C	3.3 V		17		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 15	25°C	3.3 V		17		рF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	3.3 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3 V to 3.6 V		327		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 19	25°C	3 V to 3.6 V		-82		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 20	25°C	3 V to 3.6 V		-62		dB
Supply									
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	3.6 V			1 10	μΑ

⁽³⁾ Specified by designed. Not production tested.



www.ti.com SCDS290 – AUGUST 2009

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40 ^{\circ}\text{C}$ to 125 °C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	Full	2.3 V			50	Ω
		$V_{NO} = 0 V$		25°C			8	12	
ON-state	,	$I_{COM} = 8 \text{ mA}$	Switch ON,	Full	2.3 V			12	Ω
resistance	r _{on}	$V_{NO} = 2.3 V,$	See Figure 13	25°C	2.5 V		11	30	\$2
		$I_{COM} = -8 \text{ mA}$		Full				30	
ON-state resistance match between channels	Δr _{on}	$V_{NO} = 1.8 \text{ V},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C	2.3 V		0.3		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C	2.5 V		39		Ω
NO		$V_{NO} = 0$ to V_+ ,	Switch OFF,	25°C		-0.2		0.2	
OFF leakage current	I _{NO(OFF)}	$V_{COM} = V_{+} \text{ to } 0$	See Figure 14	Full	2.7 V	-1		1	μA
COM		$V_{COM} = 0$ to V_+ ,	Switch OFF,	25°C		-0.2		0.2	
OFF leakage current	I _{COM(OFF)}	$V_{NO} = V_{+} \text{ to } 0,$	See Figure 14	Full	2.7 V	-1		1	μA
NO		$V_{NO} = 0$ to V_+ ,	Switch ON,	25°C		-0.2		0.2	
ON leakage current	I _{NO(ON)}	$V_{COM} = V_+ \text{ to } 0,$	See Figure 14	Full	2.7 V	-1		1	μA
СОМ		V _{NO} = Open,	Switch ON,	25°C		-0.2		0.2	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0 \text{ to } V_+,$	See Figure 14	Full	2.7 V	-1		1	μA
Digital Control Inp	uts (IN1, IN2	⁽²⁾							
Input logic high	V _{IH}			Full		$V_{+} \times 0.75$		5.5	V
Input logic low	V_{IL}			Full		0		$V_{+} \times 0.25$	V
Input leakage	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	2.7 V			0.1	μA
current	'IH', 'IL	V ₁ = 0.0 V 01 0		Full	Z.1 V			1	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY (1) (continued)

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time	t _{ON}	$V_{NO} = V_{+}$ or GND,	$C_L = 50 \text{ pF},$	25°C	2.5 V	3		15	ns
	JOIN	$R_L = 500 \Omega$,	See Figure 16	Full	2.3 V to 2.7 V	3		19.4	
Turn-off time		$V_{NO} = V_{+}$ or GND.	$C_1 = 50 \text{ pF},$	25°C	2.5 V	2		8.1	
Turn-off time	t _{OFF}	$R_L = 500 \Omega$	See Figure 16	Full	2.3 V to 2.7 V	2		10	ns
Break-before-	tonu	$V_{NO} = V_{+}$	C _L = 50 pF,	25°C	2.5 V	0.5			ns
make time ⁽³⁾	t _{BBM}	$R_L = 50 \Omega$,	See Figure 17	Full	2.3 V to 2.7 V	0.5			113
Charge injection	Q _C	$V_{GEN} = 0,$ $C_L = 0.1 \text{ nF},$	See Figure 21	25°C	2.5 V		1.15		рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		4.5		рF
COM OFF capacitance	C _{COM(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		10.5		рF
NO ON capacitance	C _{NO(ON)}	V _{NO} = V ₊ or GND, Switch ON,	See Figure 15	25°C	2.5 V		17		рF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 15	25°C	2.5 V		17		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.3 V to 2.7 V		320		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 19	25°C	2.3 V to 2.7 V		-81		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 20	25°C	2.3 V to 2.7 V		-61		dB
Supply									
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	2.7 V			10	μΑ

⁽³⁾ Specified by designed. Not production tested.

www.ti.com SCDS290 – AUGUST 2009

ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY⁽¹⁾

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 125 °C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le V_{NO} \le V_{+},$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	Full	1.65 V			150	Ω
		$V_{NO} = 0 V$,		25°C			10	20	
ON-state	r	I _{COM} = 4 mA	Switch ON,	Full	1.65 V			20	Ω
resistance	r _{on}	$V_{NO} = 1.8 \text{ V},$	See Figure 13	25°C	1.05 V		17	50	
		$I_{COM} = -4 \text{ mA}$		Full				50	
ON-state resistance match between channels	Δr _{on}	$V_{NO} = 1.15 \text{ V},$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	25°C	1.65 V		0.3		Ω
ON-state resistance flatness	r _{on(flat)}	$0 \le V_{NO} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	25°C	1.8 V		140		Ω
NO		$V_{NO} = 0$ to V_+ ,	Switch OFF,	25°C		-0.2		0.2	
OFF leakage current	I _{NO(OFF)}	$V_{COM} = V_{+} \text{ to } 0$	See Figure 14	Full	1.95 V	-1		1	μA
COM		$V_{COM} = 0$ to V_+ ,	Switch OFF,	25°C		-0.2		0.2	
OFF leakage current	I _{COM(OFF)}	$V_{NO} = V_{+}$ to 0,	See Figure 14	Full	1.95 V	-1		1	μA
NO	_	$V_{NO} = 0$ to V_+ ,	Switch ON,	25°C		-0.2		0.2	
ON leakage current	I _{NO(ON)}	$V_{COM} = V_{+} \text{ to } 0,$	See Figure 14	Full	1.95 V	-1		1	μA
СОМ	_	V _{NO} = Open,	Switch ON,	25°C		-0.2		0.2	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0 \text{ to } V_+,$	See Figure 14	Full	1.95 V	-1		1	μA
Digital Control Inp	uts (IN1, IN2) ⁽²⁾							
Input logic high	V _{IH}			Full		$V_{+} \times 0.75$		5.5	V
Input logic low	V_{IL}			Full		0		$V_{+} \times 0.25$	V
Input leakage	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	1.95 V			0.1	μA
current	'IH', 'IL	V ₁ = 0.0 V 01 0		Full	1.55 V			1	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY (1) (continued)

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 125°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COM	TA	V ₊	MIN	TYP	MAX	UNIT	
Dynamic				•					
		V V or CND	C	25°C	1.8 V	5		32	
Turn-on time	t _{ON}	$V_{NO} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C _L = 50 pF, See Figure 16	Full	1.65 V to 1.95 V	5		40	ns
		$V_{NO} = V_{+} \text{ or GND},$ $R_{L} = 500 \Omega,$	C = 50 pF	25°C	1.8 V	3		14	
Turn-off time	t _{OFF}		See Figure 16	Full	1.65 V to 1.95 V	3		17.6	ns
Dunal, hafana		V V	0 50 - 5	25°C	1.8 V	0.5			
Break-before- make time (3)	t _{BBM}	$V_{NO} = V_+,$ $R_L = 50 \Omega,$	C _L = 50 pF, See Figure 17	Full	1.65 V to 1.95 V	0.5			ns
Charge injection	Q _C	$V_{GEN} = 0,$ $C_L = 0.1 \text{ nF},$	See Figure 21	25°C	1.8 V		0.3		рC
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 15	25°C	1.8 V		4.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 15	25°C	1.8 V		10.5		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 15	25°C	1.8 V		17		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 15	25°C	1.8 V		17		pF
Digital input capacitance	C _I	$V_I = V_+$ or GND,	See Figure 15	25°C	1.8 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.65 V to 1.95 V		341		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 19	25°C	1.65 V to 1.95 V		-81		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 20	25°C	1.65 V to 1.95 V		-61		dB
Supply				•					
Positive supply	1	$V_1 = V_+$ or GND,	Switch ON or	25°C	1.95 V			1	
current	I ₊	$v_{\parallel} = v_{+} \cup i \cup i \cup i \cup j$	OFF	Full	1.90 V			10	μΑ

⁽³⁾ Specified by designed. Not production tested.

Product Folder Link(s): TS5A3357-Q1

www.ti.com SCDS290 – AUGUST 2009

TYPICAL PERFORMANCE




Figure 1. r_{on} vs V_{COM}




Figure 2. r_{on} vs V_{COM} (V_{+} = 3 V)




Figure 3. r_{on} vs V_{COM} ($V_{+} = 4.5 \text{ V}$)




Figure 4. Leakage Current vs Temperature ($V_{+} = 5.5 \text{ V}$)




Figure 5. Charge Injection (Q_C) vs V_{COM}




Figure 6. $t_{\mbox{\scriptsize ON}}$ and $t_{\mbox{\scriptsize OFF}}$ vs $\mbox{\scriptsize V}_{\mbox{\tiny +}}$

TYPICAL PERFORMANCE (continued)




Figure 7. t_{ON} and t_{OFF} vs Temperature (V₊ = 5 V)




Figure 8. Logic-Level Threshold vs V₊




Figure 9. Frequency Response $(V_+ = 3 V)$




Figure 10. OFF Isolation and Crosstalk vs Frequency (V $_{\star}$ = 3 V)




Figure 11. Total Harmonic Distortion vs Frequency $(V_+ = 5 V)$




Figure 12. Power-Supply Current vs Temperature $(V_+ = 5 V)$



www.ti.com SCDS290 - AUGUST 2009

Table 4. PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION
1	NO0	Normally open
2	NO1	Normally open
3	NO2	Normally open
4	GND	Digital ground
5	IN2	Digital control to connect COM to NO
6	IN1	Digital control to connect COM to NO
7	COM	Common
8	V ₊	Power supply

Table 5. PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
Δr_{on}	Difference of r _{on} between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open
I _{COM(OFF)}	Leakage current measured at the COM port during the power-down condition, V ₊ = 0
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
t _{BBM}	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _I	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND



PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (ron)




Figure 14. ON- and OFF-State Leakage Current ($I_{COM(ON)}$, $I_{COM(OFF)}$, $I_{NO(ON)}$, $I_{NO(OFF)}$)




Figure 15. Capacitance (C_I, $C_{COM(ON)}$, $C_{NO(OFF)}$, $C_{COM(OFF)}$, $C_{NO(ON)}$)

- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 16. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- D. C_L includes probe and jig capacitance.




Figure 17. Break-Before-Make Time (t_{BBM})



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 18. Bandwidth (BW)




Figure 19. OFF Isolation (O_{ISO})




Figure 20. Crosstalk (X_{TALK})

- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- F. C_L includes probe and jig capacitance.

Submit Documentation Feedback

www.ti.com SCDS290 - AUGUST 2009

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 21. Charge Injection (Q_C)



PACKAGE OPTION ADDENDUM

17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TS5A3357QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	JAVR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-Aug-2015

OTHER QUALIFIED VERSIONS OF TS5A3357-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3357QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3357QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.