











ULQ2003A-Q1, ULQ2004A-Q1

SGLS148E - DECEMBER 2002 - REVISED DECEMBER 2015

ULQ200xA-Q1 High-Voltage High-Current Darlington Transistor Arrays

Features

- **Qualified for Automotive Applications**
- ESD Protection Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs: 50 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- **Relay-Driver Applications**

Applications

- Relay Drivers
- Stepper and DC Brushed Motor Drivers
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

3 Description

The ULQ200xA-Q1 devices are high-voltage highcurrent Darlington transistor arrays. Each consists of seven npn Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 mA. The Darlington pairs can be paralleled for higher current capability.

The ULQ2003A-Q1 has a 2.7-kΩ series base resistor for each Darlington pair, for operation directly with TTL or 5-V CMOS devices. The ULQ2004A-Q1 has a 10.5-k Ω series base resistor to allow operation directly from CMOS devices that use supply voltages of 6 V to 15 V. The required input current of the ULQ2004A-Q1 is below that of the ULQ2003A-Q1.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LII 00000A 04	SOIC (16)	9.90 mm x 3.90 mm
ULQ2003A-Q1	TSSOP (16)	5.00 mm x 4.40 mm
ULQ2004A-Q1	SOIC (16)	9.90 mm x 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram






Table of Contents

1	Features 1		8.2 Functional Block Diagram	9
2	Applications 1		8.3 Feature Description	10
3	Description 1		8.4 Device Functional Modes	10
4	Revision History	9	Application and Implementation	11
5	Pin Configuration and Functions		9.1 Application Information	11
6	Specifications4		9.2 Typical Application	11
٠	6.1 Absolute Maximum Ratings		9.3 System Examples	14
	6.2 ESD Ratings	10	Power Supply Recommendations	15
	6.3 Recommended Operating Conditions	11	Layout	15
	6.4 Thermal Information		11.1 Layout Guidelines	15
	6.5 Electrical Characteristics, ULQ2003AT and		11.2 Layout Example	15
	ULQ2003AQ5	12	Device and Documentation Support	16
	6.6 Electrical Characteristics, ULQ2004AT5		12.1 Related Links	16
	6.7 Switching Characteristics, ULQ2003A and		12.2 Community Resources	16
	ULQ2004A 6		12.3 Trademarks	16
	6.8 Dissipation Ratings 6		12.4 Electrostatic Discharge Caution	16
	6.9 Typical Characteristics 6		12.5 Glossary	16
7	Parameter Measurement Information 7	13	Mechanical, Packaging, and Orderable	
8	Detailed Description 9		Information	16
	8.1 Overview			

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (April 2010) to Revision E

Page



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NO.	I/O		DESCRIPTION		
1	1B				
2	2B				
3	3B				
4	4B	I	Channel 1 through 7 Darlington base input		
5	5B				
6	6B				
7	7B				
8	Е	_	Common emitter shared by all channels (typically tied to ground)		
9	COM	_	Common cathode node for flyback diodes (required for inductive loads)		
10	7C				
11	6C				
12	5C				
13	4C	0	Channel 1 through 7 Darlington collector output		
14	3C				
15	2C				
16	1C				

Copyright © 2002–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

at 25°C free-air temperature (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CE}	Collector-emitter voltage			50	V
	Clamp diode reverse voltage (2)			50	V
VI	Input voltage (2)			30	V
	Peak collector current	See Figure 16		500	mA
I _{OK}	Output clamp current			500	mA
	Total emitter-terminal current		-2.5	Α	
P_{D}	Continuous total power dissipation			ssipation tings	
_	Operating free air temperature	ULQ200xAT	-40	105	°C
IA	Operating free-air temperature ULQ200xAQ		-40	125	
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
, Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/	
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011	±500	V

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CE}	Collector-emitter voltage	0	50	V
T_J	Junction temperature	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ULQ2003A-Q1, ULQ2004A-Q1	ULQ2003A-Q1	
	THERMAL METRIC(1)	D (SOIC)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	108	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: ULQ2003A-Q1 ULQ2004A-Q1

⁽²⁾ All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.



6.5 Electrical Characteristics, ULQ2003AT and ULQ2003AQ

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITION	S	MIN	TYP	MAX	UNIT
			I _C = 200 mA				2.7	
V _{I(on)}	On-state input voltage	V _{CE} = 2 V, see Figure 10	$I_C = 250 \text{ mA}$				2.9	V
		rigure to	$I_C = 300 \text{ mA}$				3	
		1 250 1 40	00 A Firmer 0	ULQ2003AT		0.9	1.2	
		$I_1 = 250 \mu A, I_C = 10$	00 mA, see Figure 9	ULQ2003AQ		1	1.3	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Collector-emitter	1 250 1 20	00 A Fire O	ULQ2003AT		1	1.4	
V _{CE(sat)}	saturation voltage	$I_I = 350 \mu A, I_C = 200 \text{ mA}, \text{ see Figure 9}$		ULQ2003AQ		1	1.5	V
				ULQ2003AT		1.2	1.7	
		$I_1 = 500 \mu A, I_C = 35$	= 500 μ A,I _C = 350 mA, see Figure 9 ULC			1.2	1.8	
		V _{CE} = 50 V,	T _A = 25°C				100	
I _{CEX}	Collector cutoff current	I _I = 0, see Figure 3	T _A = 105°C, ULQ2	003AT			165	μΑ
V _F	Clamp forward voltage	$I_F = 350 \text{ mA}, \text{ see } I$	Figure 8			1.7	2.2	V
I _{I(off)}	Off-state input current	$V_{CE} = 50 \text{ V}, I_{C} = 5$	$V_{CE} = 50 \text{ V}, I_{C} = 500 \mu\text{A}, \text{ see Figure 5}$		30	65		μΑ
I _I	Input current	V _I = 3.85 V, see Figure 6				0.93	1.35	mA
I _R	Clamp reverse current	$V_R = 50 \text{ V}, T_A = 25$	V _R = 50 V, T _A = 25°C, see Figure 7				100	μΑ
C _i	Input capacitance	$V_I = 0$, $f = 1$ MHz				15	25	pF

6.6 Electrical Characteristics, ULQ2004AT

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
			I _C = 125 mA			5	
V	On state input valtage	$V_{CF} = 2 \text{ V, see}$	I _C = 200 mA			6	V
$V_{I(on)}$	On-state input voltage	Figure 10	$I_C = 275 \text{ mA}$			7	V
			I _C = 350 mA			8	
		$I_1 = 250 \mu A, I_C = 100$	mA, see Figure 9		0.9	1.1	
$V_{CE(sat)}$	Collector-emitter saturation voltage	$I_1 = 350 \mu A, I_C = 200$	mA, see Figure 9		1	1.3	V
	voltage	$I_1 = 500 \mu A, I_C = 350$	$I_I = 500 \mu A$, $I_C = 350 mA$, see Figure 9		1.2	1.6	
	Collector cutoff current	$V_{CE} = 50 \text{ V},$ $I_1 = 0$, See Figure 3	$T_A = 25^{\circ}C$			50	
			T _A = 105°C				μΑ
I _{CEX}		V _{CE} = 50 V, see Figure 4	$I_I = 0$			100	
			V _I = 1 V			500	
V _F	Clamp forward voltage	I _F = 350 mA, see Fig	ure 8		1.7	2.1	V
I _{I(off)}	Off-state input current	V _{CE} = 50 V, I _C = 500	μA, see Figure 5	50	65		μΑ
	land annual	$V_I = 5 V$, see Figure	6		0.35	0.5	Δ
Ц	Input current	V _I = 12 V, , see Figu	re 6		1	1.45	mA
	Claren manager and a	$V_R = 50 \text{ V, see}$	T _A = 25°C			50	
I _R	Clamp reverse current	Figure 7	T _A = 105°C			100	μA
C _i	Input capacitance	V _I = 0, f = 1 MHz			15	25	pF

Product Folder Links: ULQ2003A-Q1 ULQ2004A-Q1



6.7 Switching Characteristics, ULQ2003A and ULQ2004A

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 11		1	10	μs
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 11		1	10	μs
V_{OH}	High-level output voltage after switching	$V_S = 50 \text{ V}, I_O = 300 \text{ mA}, \text{ See Figure 12}$	V _S - 500			mV

6.8 Dissipation Ratings

PACKAGE	T _A = 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 105°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW	342 mW	190 mW

6.9 Typical Characteristics




Figure 1. Collector-Emitter Saturation Voltage vs Collector Current (One Darlington)




Figure 2. Collector-Emitter Saturation Voltage vs Total Collector Current (Two Darlingtons in Parallel)



7 Parameter Measurement Information




Figure 3. I_{CEX} Test Circuit




Figure 4. I_{CEX} Test Circuit





Figure 5. I_{I(off)} Test Circuit



 I_I is fixed for measuring $V_{\text{CE(sat)}}$, variable for measuring h_{FE}.

Figure 9. h_{FE}, V_{CE(sat)} Test Circuit




Figure 6. I_I Test Circuit




Figure 7. I_R Test Circuit




Figure 8. V_F Test Circuit




Figure 10. $V_{I(on)}$ Test Circuit





Figure 11. Propagation Delay-Time Waveforms





- A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_O = 50 Ω .
- B. C_L includes probe and jig capacitance.
- C. For testing the ULQ2003A, V_{IH} = 3 V; for the ULQ2004A, V_{IH} = 8 V.

Figure 12. Latch-Up Test Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to integration of 7 Darlington transistors of the device that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULQ200xA-Q1 devices comprise seven high-voltage, high-current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULNQ200xA-Q1 devices have a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULQ2003xA-Q1 device offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C for ULQ200xAT or -40°C to 125°C for ULQ2003AQ).

8.2 Functional Block Diagram





Figure 13. Logic Diagram

Copyright © 2002–2015, Texas Instruments Incorporated



Functional Block Diagram (continued)



- A. All resistor values shown are nominal.
- B. The collector-emitter diode is a parasitic structure and should not be used to conduct current. If the collector(s) go below ground an external Schottky diode should be added to clamp negative undershoots.

Figure 14. Schematics (Each Darlington Pair)

8.3 Feature Description

Each channel of the ULQ200xA-Q1 devices consist of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high-current gain (β 2). This can be as high as 10,000 A/A at certain currents. The very high β allows for high-output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current through the 2.7-k Ω or 10.5-k Ω resistor connected between the input and base of the predriver Darlington NPN. The 7.2-k Ω and 3-k Ω resistors connected between the base and emitter of each respective NPN act as pulldowns and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diodes are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

8.4 Device Functional Modes

8.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULQ200xA-Q1 devices are able to drive inductive loads and suppress the kick-back voltage through the internal free-wheeling diodes.

8.4.2 Resistive Load Drive

When driving a resistive load, a pullup resistor is needed in order for the ULQ200xA-Q1 devices to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Typically, the ULQ200xA-Q1 device drives a high-voltage or high-current (or both) peripheral from an MCU or logic device that cannot tolerate these conditions. This design is a common application of ULQ200xA-Q1 device, driving inductive loads. This includes motors, solenoids and relays. Figure 15 shows an example of driving multiple inductive loads.

9.2 Typical Application




Figure 15. ULQ2003A-Q1 Device as Inductive Load Driver

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
GPIO voltage	3.3 V or 5 V
Coil supply voltage	12 V to 48 V
Number of channels	7
Output current (R _{COIL})	20 mA to 300 mA per channel
Duty cycle	100%

Copyright © 2002–2015, Texas Instruments Incorporated

(3)



9.2.2 Detailed Design Procedure

When using ULQ2003A-Q1 device in a coil driving application, determine the following:

- · Input voltage range
- · Temperature range
- · Output and drive current
- · Power dissipation

9.2.2.1 Drive Current

The coil voltage (V_{SUP}), coil resistance (R_{COIL}), and low-level output voltage ($V_{CE(SAT)}$ or V_{OL}) determine the coil current.

$$I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$$
(1)

9.2.2.2 Low-Level Output Voltage

The low-level output voltage (V_{OL}) is the same as V_{CE(SAT)} and can be determined by, Figure 1 or Figure 2.

9.2.2.3 Power Dissipation and Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 16.

For a more accurate determination of number of coils possible, use Equation 2 to calculate ULQ200xA-Q1 device on-chip power dissipation P_D:

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

where

- · N is the number of channels active together
- V_{OLi} is the OUT_i pin voltage for the load current I_{Li}. This is the same as V_{CE(SAT)}

To ensure reliability of ULQ200xA-Q1 device and the system, the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ($PD_{(MAX)}$) dictated by Equation 3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix} \theta_{JA}$$

where

- T_{J(max)} is the target maximum junction temperature
- T_A is the operating ambient temperature
- R_{BJA} is the package junction to ambient thermal resistance

Limit the die junction temperature of the ULQ200xA-Q1 device to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.



9.2.3 Application Curve




Figure 16. D Package Maximum Collector Current vs Duty Cycle



9.3 System Examples




Figure 17. TTL to Load

Figure 18. Buffer for Higher Current Loads




Figure 19. Use of Pullup Resistors to Increase Drive Current



10 Power Supply Recommendations

This device does not need a power supply. However, the COM pin is typically tied to the system power supply. When this is the case, it is very important to ensure that the output voltage does not heavily exceed the COM pin voltage. This discrepancy heavily forward biases the fly-back diodes and causes a large current to flow into COM, potentially damaging the on-chip metal or over-heating the device.

11 Layout

11.1 Layout Guidelines

Thin traces can be used on the input due to the low-current logic that is typically used to drive the ULQ200xA-Q1 devices. Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces for the output to drive whatever high currents that may be needed. Wire thickness can be determined by the current density of the trace material and desired drive current.

Because all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

11.2 Layout Example




Figure 20. Package Layout

Copyright © 2002–2015, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ULQ2003A-Q1	Click here	Click here	Click here	Click here	Click here
ULQ2004A-Q1	Click here	Click here	Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





5-Nov-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ULQ2003AQDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ULQ2003AQ	Samples
ULQ2003ATDG4Q1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2003AT	Samples
ULQ2003ATDQ1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2003AT	Samples
ULQ2003ATDRG4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2003AT	Samples
ULQ2003ATDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2003AT	Samples
ULQ2003ATPWRQ1	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	U2003AT	Samples
ULQ2004ATDRG4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2004AT	Samples
ULQ2004ATDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ULQ2004AT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

5-Nov-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ULQ2003A-Q1, ULQ2004A-Q1:

Catalog: ULQ2003A, ULQ2004A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULQ2003ATPWRQ1	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ULQ2003ATPWRQ1	TSSOP	PW	16	2500	367.0	367.0	35.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.