











#### TLV3701, TLV3702, TLV3704

SLCS137D - NOVEMBER 2000 - REVISED MAY 2017

## TLV370x Family of Nanopower, Push-Pull Output Comparators

#### 1 Features

- Low Supply Current ... 560 nA/Per Channel
- Input Common-Mode Range Exceeds the Rails ...
   -0.1 V to V<sub>CC</sub> + 5 V
- Supply Voltage Range ... 2.5 V to 16 V
- · Reverse Battery Protection Up to 18 V
- Push-Pull CMOS Output Stage
- Specified Temperature Range
  - 0°C to 70°C Commercial Grade
  - 40°C to 125°C Industrial Grade
- Ultra-Small Packaging
  - 5-Pin SOT-23 (TLV3701)
  - 8-Pin MSOP (TLV3702)
- Universal Op-Amp EVM (Reference SLOU060 for More Information)

## 2 Applications

- Portable Battery Monitoring
- Consumer Medical Electronics
- · Security Detection Systems
- · Handheld Instruments
- Ultra-Low Power Systems

## 3 Description

The TLV370x is Texas Instruments' first family of nanopower comparators with only 560 nA per channel supply current, which make this device ideal for battery power and wireless handset applications.

The TLV370x has a minimum operating supply voltage of 2.7 V over the extended industrial temperature range ( $T_A = -40^{\circ}\text{C}$  to 125°C), while having an input common-mode range of -0.1 to  $V_{CC} + 5$  V. The low supply current makes it an ideal choice for battery-powered portable applications where quiescent current is the primary concern. Reverse battery protection guards the amplifier from an overcurrent condition due to improper battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.


All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TL\/2704	SOT-23 (5)	2.90 mm × 1.60 mm				
TLV3701	SOIC (8)	4.90 mm × 3.91 mm				
TLV3702	SOIC (8)	4.90 mm × 3.91 mm				
	VSSOP (8)	3.00 mm × 3.00 mm				
	PDIP (8)	9.81 mm × 6.35 mm				
	SOIC (14)	8.65 mm × 3.91 mm				
TLV3704	PDIP (14)	19.30 mm × 6.35 mm				
	TSSOP (14)	5.00 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Supply Current vs Supply Voltage**



#### **High-Side Voltage Sense Circuit**



Copyright © 2016, Texas Instruments Incorporated



#### **Table of Contents**

1	Features	1	8.3 Feature Description	13
2	Applications	1	8.4 Device Functional Modes	13
3	Description	_	Application and Implementation	14
4	Revision History	2	9.1 Application Information	14
5	Device Comparison Tables		9.2 Typical Application	14
6	Pin Configuration and Functions	40	Power Supply Recommendations	16
7	Specifications	11	Layout	16
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	16
	7.2 Recommended Operating Conditions		11.2 Layout Example	16
	7.3 Thermal Information – TLV3701	40	Device and Documentation Support	17
	7.4 Thermal Information – TLV3702	•	12.1 Device Support	
	7.5 Thermal Information – TLV3704		12.2 Documentation Support	17
	7.6 Electrical Characteristics		12.3 Related Links	17
	7.7 Switching Characteristics		12.4 Receiving Notification of Documentation Upda	ates 17
	7.8 Dissipation Ratings		12.5 Community Resources	18
	7.9 Typical Characteristics		12.6 Trademarks	18
8	Detailed Description		12.7 Electrostatic Discharge Caution	18
Ŭ	8.1 Overview		12.8 Glossary	18
	8.2 Functional Block Diagram	4.0	Mechanical, Packaging, and Orderable Information	18
	Revision History ges from Revision C (March 2017) to Revision D			Page
С	hanged Wording of Start-up time table note			9
han	ges from Revision B (August 2001) to Revision C			Page
	geo c crioion D (ragadi 2001) to Nevidion O			. 490
	dded Device Information table, Device Comparison tal unctional Modes, Application and Implementation sect		•	

section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ...... 1

Submit Documentation Feedback

Copyright © 2000–2017, Texas Instruments Incorporated



## 5 Device Comparison Tables

Table 1. Selection of Comparators<sup>(1)</sup>

DEVICE	V <sub>CC</sub> (V)	V <sub>IO</sub> (μV)	I <sub>CC</sub> /Ch (μA)	I <sub>IB</sub> (pA )	t <sub>PLH</sub> (µs)	t <sub>PHL</sub> (μs)	t <sub>f</sub> (μs)	t <sub>r</sub> (μs)	RAIL- TO- RAIL	OUTP UT STAG E
TLV370x	2.5 – 16	250	0.56	80	56	83	22	8	I	PP
TLV340x	2.5 – 16	250	0.47	80	55	30	5	_	I	OD
TLC3702/4	3 – 16	1200	9	5	1.1	0.65	0.5	0.125	_	PP
TLC393/339	3 – 16	1400	11	5	1.1	0.55	0.22	_	_	OD
TLC372/4	3 – 16	1000	75	5	0.65	0.65	_	_	_	OD

<sup>(1)</sup> All specifications are typical values measured at 5 V.

#### Table 2. TLV3701 Available Options

т	V <sub>IO</sub> max AT 25°C	PACKAGED DEVICES				
T <sub>A</sub>		SMALL OUTLINE (D) <sup>(1)</sup>	SOT-23 (DBV) <sup>(2)</sup>	SYMBOL	PLASTIC DIP (P)	
0°C to 70°C	5000 μV	TLV3701CD	TLV3701CDBV	VBCC	_	
-40°C to 125°C		TLV3701ID	TLV3701IDBV	VBCI	TLV3701IP	

<sup>(1)</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3701CDR).

#### **Table 3. TLV3702 Available Options**

т	V may AT 25°C	PACKAGED DEVICES				
	T <sub>A</sub>	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D) <sup>(1)</sup>	MSOP (DGK)	SYMBOL	PLASTIC DIP (P)
	0°C to 70°C	5000 μV	TLV3702CD	TLV3702CDGK	xxTIAKC	_
	-40°C to 125°C		TLV3702ID	TLV3702IDGK	xxTIAKD	TLV3702IP

<sup>(1)</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3702CDR).

#### Table 4. TLV3704 Available Options

т	V may AT 25°C	PACKAGED DEVICES				
IA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)(1)	PLASTIC DIP (N)	TSSOP (PW)		
0°C to 70°C	5000 ··\/	TLV3704CD	_	TLV3704CPW		
-40°C to 125°C	5000 μV	TLV3704ID	TLV3704IN	TLV3704IPW		


<sup>(1)</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3704CDR).

Product Folder Links: TLV3701 TLV3702 TLV3704


<sup>(2)</sup> This package is only available taped and reeled. For standard quantities (3000 pieces per reel), add an R suffix (that is, TLV3701 CDBVR). For small quantities (250 pieces per mini-reel), add a T suffix to the part number (for example, TLV3701CDBVT).



## 6 Pin Configuration and Functions




#### TLV3701 D or P Package 8-Pin SOIC or PDIP Top View



#### **TLV3701 Pin Functions**

	PIN		1/0	DESCRIPTION	
NAME	SOT-23	SOIC, PDIP	I/O	DESCRIPTION	
GND	2	4	_	Ground	
IN-	4	2	I	Negative (inverting) input	
IN+	3	3	I	Positive (noninverting) input	
NC	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V <sub>CC</sub>	5	7	_	Positive power supply	

#### TLV3702 D, DGK, or P Package 8-Pin SOIC, VSSOP, or PDIP Top View




### **TLV3702 Pin Functions**

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
GND	4	_	Ground
1IN-	2	I	Inverting input, channel 1
2IN-	6	I	Inverting input, channel 2
1IN+	3	I	Noninverting input, channel 1
2IN+	5	I	Noninverting input, channel 2
1OUT	1	0	Output, channel 1
2OUT	7	0	Output, channel 2
V <sub>CC</sub>	8	_	Positive power supply

Submit Documentation Feedback



#### TLV3704 D, N, or PW Package 14-Pin SOIC, PDIP, or TSSOP Top View



## **TLV3704 Pin Functions**

PIN		1/0	DECODINE
NAME	NO.	I/O	DESCRIPTION
GND	11	_	Ground
1IN-	2	1	Inverting input, channel 1
2IN-	6	1	Inverting input, channel 2
3IN-	9	I	Inverting input, channel 3
4IN-	13	I	Inverting input, channel 4
1IN+	3	1	Noninverting input, channel 1
2IN+	5	1	Noninverting input, channel 2
3IN+	10	1	Noninverting input, channel 3
4IN+	12	I	Noninverting input, channel 4
1OUT	1	0	Output, channel 1
2OUT	7	0	Output, channel 2
3OUT	8	0	Output, channel 3
4OUT	14	0	Output, channel 4
V <sub>CC</sub>	4	_	Positive power supply



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>		17	V
Differential input voltage, V <sub>ID</sub>		±20	V
Input voltage, V <sub>I</sub> <sup>(2)(3)</sup>	0	V <sub>CC</sub> + 5	V
Input current, I <sub>I</sub>		±10	mA
Output current, I <sub>O</sub>		±10	mA
Continuous total power dissipation	See Dissip	ation Ratings	
Maximum junction temperature, T <sub>J</sub>		150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Cinalo aunalu	C-suffix	2.5	16	V
Supply valtage V	Single supply	I-suffix	2.7	16	
Supply voltage, V <sub>CC</sub>	Split supply	C-suffix	±1.25	±8	
		I-suffix	±1.35	±8	
Common-mode input voltage, V <sub>ICR</sub>			-0.1	V <sub>CC</sub> + 5	V
Operating free-air temperature, T <sub>A</sub>	C-suffix	C-suffix		70	°C
	I-suffix	I-suffix		125	

Submit Documentation Feedback

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to GND.

<sup>(3)</sup> Input voltage range is limited to 20 V maximum or V<sub>CC</sub> + 5 V, whichever is smaller.



### 7.3 Thermal Information - TLV3701

		1			
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	D (SOIC)	P (PDIP)	UNIT
		5 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.6	124.8	82.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	102.4	69.1	84.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.3	67.9	59.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.9	22.3	45.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.6	67.2	59.5	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 7.4 Thermal Information – TLV3702

			TLV3702					
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	P (PDIP)	UNIT			
			8 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.7	163.9	77.1	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.4	65.7	79	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	60.2	85.3	54	°C/W			
ΨЈТ	Junction-to-top characterization parameter	14.6	9	39.5	°C/W			
ΨЈВ	Junction-to-board characterization parameter	59.5	83.9	53.7	°C/W			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	°C/W			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 7.5 Thermal Information - TLV3704

			TLV3704		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
			14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	81.4	58.1	105.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.1	50.9	33.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.8	38	49.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.5	23.6	2.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.4	37.7	48.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

Copyright © 2000-2017, Texas Instruments Incorporated



### 7.6 Electrical Characteristics

At specified operating free-air temperature range, V<sub>CC</sub> = 2.7 V, 5 V, 15 V (unless otherwise noted).

	PARAMETER	TEST C	ONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
DC PE	RFORMANCE								
V	land effect values	V V /0 D 5	0.0	25°C		250	5000	\/	
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{CC}/2$ , $R_S = 5$	0.02	Full range			7000	μV	
$\alpha_{VIO}$	Offset voltage drift	$V_{IC} = V_{CC}/2, R_S = 5$	0 Ω	25°C		3		μV/°C	
		V = 0 to 2.7 V B	$V_{IC} = 0 \text{ to } 2.7 \text{ V}, R_S = 50 \Omega$			72			
		VIC = 0 to 2.7 V, Kg	; = 50 22	Full range	50			<u> </u>	
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to 5 V, R}_{S} =$	· 50.0	25°C	60	76		dB	
CIVILLIA	Common-mode rejection ratio	V <sub>IC</sub> = 0 to 3 v, N <sub>S</sub> =	. 50 12	Full range	55			ub 	
		$V_{IC} = 0 \text{ to } 15 \text{ V}, R_{S}$	- 50 O	25°C	65	88		]	
		VIC = 0 to 13 V, 13	_ 50 12	Full range	60				
A <sub>VD</sub>	Large-signal differential voltage amplification			25°C		1000		V/mV	
INPUT/	OUTPUT CHARACTERISTICS	·							
l	Input offset current	$V_{IC} = V_{CC}/2, R_S = 5$	0.0	25°C		20	100	pА	
I <sub>IO</sub>	input onset current	V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 5	0.12	Full range			1000	pA L	
l	Input bias current	$V_{IC} = V_{CC}/2, R_S = 5$	0.0	25°C		80	250	рA	
I <sub>IB</sub>	input bias current	VIC = VCC/2, NS = 3	U 12	Full range			1500	PΑ	
r <sub>i(d)</sub>	Differential input resistance			25°C		300		ΜΩ	
		$V_{IC} = V_{CC}/2$ , $I_{OH} = 2$	$2 \mu A$ , $V_{ID} = 1 V$	25°C		V <sub>CC</sub> – 80			
V <sub>OH</sub>	High-level output voltage	$V_{IC} = V_{CC}/2$ , $I_{OH} = -$	50 A . V 4 . V	25°C	V <sub>CC</sub> – 320			mV	
		$V_{IC} = V_{CC}/2$ , $I_{OH} = -$	- 50 μA, V <sub>ID</sub> = 1 V	Full range	V <sub>CC</sub> – 450				
		$V_{IC} = V_{CC}/2, I_{OH} = 2$	$2 \mu A, V_{ID} = -1 V$	25°C		8			
$V_{OL}$	Low-level output voltage	$V_{IC} = V_{CC}/2, I_{OH} = 5$	50 1 \/	25°C		80	200	mV	
		VIC = VCC/2, IOH = 3	$\mu$ A, $v_{ID} = -1$ $v$	Full range			300		
POWE	R SUPPLY								
1	Supply current (per channel)	Output state high		25°C		560	800	nA	
I <sub>CC</sub>	Supply current (per channel)	Output state riigit		Full range			1000	IIA	
			Vac = 27 \/ to 5 \/	25°C	75	100			
DCDD	Power supply rejection ratio	$V_{IC} = V_{CC}/2 \text{ V}, \text{ No}$ load $V_{CC} = 2.7 \text{ V to } 5 \text{ V}$		Full range	70			dB	
FORK	i ower supply rejection ratio			25°C	85	105			
			VCC = 3 V to 13 V	Full range	80			İ	

<sup>(1)</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

Submit Documentation Feedback

Copyright © 2000–2017, Texas Instruments Incorporated



## 7.7 Switching Characteristics

At specified operating free-air temperature range,  $V_{CC} = 2.7 \text{ V}$ , 5 V, 15 V (unless otherwise noted).

	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT	
		f = 10 kHz, V <sub>STEP</sub> = 100	Overdrive = 2 mV		240			
t <sub>(PLH)</sub>	Propagation response time, low-to-high-level output (1)	mV, $C_L = 10 \text{ pF}$ , $V_{CC} = 2.7$	Overdrive = 10 mV		64		μs	
	low to high level output	V	Overdrive = 50 mV		36			
		f = 10 kHz, V <sub>STEP</sub> = 100	Overdrive = 2 mV		167			
t <sub>(PHL)</sub>	Propagation response time, high-to-low-level output <sup>(1)</sup>	mV, $C_L = 10 \text{ pF}$ , $V_{CC} = 2.7$	Overdrive = 10 mV		67		μs	
	riigii to low level output	V	Overdrive = 50 mV		37			
t <sub>r</sub>	Rise time	$C_L = 10 \text{ pF}, V_{CC} = 2.7 \text{ V}$			7		μs	
t <sub>f</sub>	Fall time	$C_L = 10 \text{ pF}, V_{CC} = 2.7 \text{ V}$			9		μs	
4	Start up time (TI \/2704 Only)	$V_{CC} = 2.7 \text{ to } 15V^{(2)}$	25°C			15		
t <sub>su</sub>	Start-up time (TLV3701 Only)	V <sub>CC</sub> = 2.7 to 15V <sup>-7</sup>	Full range		14	30	ms	

<sup>(1)</sup> The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V. Propagation responses are longer at higher supply voltages, refer to **Figures 12 – 17** for further details.

## 7.8 Dissipation Ratings

.90			
θ <sub>JC</sub> (°C/W)	θ <sub>JA</sub> (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
69.1	124.8	1001 mW	200 mW
38.1	81.4	1536 mW	307 mW
102.4	193.6	646 mW	129 mW
65.7	163.9	763 mW	153 mW
50.9	58.1	2151 mW	430 mW
84.8	82.8	1510 mW	302 mW
33.9	105.7	1183 mW	237 mW
	θ <sub>JC</sub> (°C/W)  69.1  38.1  102.4  65.7  50.9  84.8	θ <sub>JC</sub> (°C/W)     θ <sub>JA</sub> (°C/W)       69.1     124.8       38.1     81.4       102.4     193.6       65.7     163.9       50.9     58.1       84.8     82.8	θ <sub>JC</sub> (°C/W) $\theta_{JA}$ (°C/W) $T_A ≤ 25$ °C POWER RATING       69.1     124.8     1001 mW       38.1     81.4     1536 mW       102.4     193.6     646 mW       65.7     163.9     763 mW       50.9     58.1     2151 mW       84.8     82.8     1510 mW

Product Folder Links: TLV3701 TLV3702 TLV3704

The definition of start-up time is the time period between the supply voltage reaching minimum supply (V<sub>CCmin</sub>) and the device IQ activating (I<sub>CCmin</sub>) with a valid device output voltage. Single device only.





### 7.9 Typical Characteristics

At specified operating conditions (unless otherwise noted).

#### Table 5. Table of Graphs

			FIGURE
	Input bias/offset current	vs Free-air temperature	Figure 2
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	Figure 6, Figure 8, Figure 4
V <sub>OH</sub>	High-level output voltage	vs High-level output current	Figure 3, Figure 5, Figure 7
	Complex compact	vs Supply voltage	Figure 1
ICC	Supply current	Free-air temperature	Figure 9
	Output fall time/rise time	vs Supply voltage	Figure 10
	Low-to-high level output respons	Figure 11, Figure 13, Figure 15	
	High-to-low level output respons	Figure 12, Figure 14, Figure 16	





I OH - High-Level Output Current - mA

Figure 3. High-Level Output Voltage vs High-Level Output

Current

0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45




Figure 2. Input Bias/Offset Current vs Free-Air Temperature






Figure 4. Low-Level Output Voltage vs Low-Level Output
Current












### 8 Detailed Description

#### 8.1 Overview

The TLV370x is a family of nanopower comparators drawing only 560 nA per channel supply current. Having a minimum operating supply voltage of 2.7 V over the extended industrial temperature range ( $T_A = -40^{\circ}$ C to +125°C), while having an input common-mode range of -0.1 to  $V_{CC}$  + 5 V makes this device ideal for battery-powered and wireless handset applications.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated


#### 8.3 Feature Description

#### 8.3.1 Operating Voltage

The TLV340x comparators are specified for use on a single supply from 2.5 V to 16 V (or a dual supply from  $\pm 1.25$  V to  $\pm 16$  V) over a temperature range of  $\pm 40$ °C to  $\pm 125$ °C.

#### 8.3.2 Setting the Threshold

Using a low-power, stable reference is important when setting the transition point for the TLV340x devices. The REF3312, as shown in Figure 17, provides a 1.25-V reference voltage with low drift and only 3.9 µA of quiescent current.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Setting the Threshold

#### 8.4 Device Functional Modes

The TLV370x has a single functional mode and is operational when the power supply voltage applied ranges from 2.5 V (±1.25 V) to 16 V (±8 V).

Copyright © 2000–2017, Texas Instruments Incorporated

Submit Documentation Feedback



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Many applications require the detection of a signal (voltage or current) that exceeds a particular threshold voltage or current. Using a comparator to make that threshold detection is the easiest, lowest power and highest speed way to make a threshold detection.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 18. 1.25-V Threshold Detector

#### 9.2.1 Design Requirements

- Detect when a signal is above or below 1.25 V
- · Operate from a single 5-V power supply
- Rail-to-rail input voltage range from 0 to 5 V
- Rail-to-rail output voltage range from 0 to 5 V

#### 9.2.2 Detailed Design Procedure

The input voltage range in the circuit illustrated in Figure 18 is limited only by the power supply applied to the TV3701. In this example with the selection of a 5-V, single-supply power supply, the input voltage range is limited to 0 to  $V_S$  + 5 V, or 0 to 10 V. The threshold voltage of 1.25 V can de derived in a variety of ways. As the TLV3701 is a very low-power device, it is desirable to also use very low power to create the threshold voltage. The REF3312 series voltage reference is selected for its stable output voltage of 1.25 V and its low power consumption of only 3.9  $\mu$ A. The TLV3701 is an push-pull output comparator, and does not require a pullup resistor to save power.

Submit Documentation Feedback



## **Typical Application (continued)**

## 9.2.3 Application Curve




Figure 19. Transfer Function for the Threshold Detector



## 10 Power Supply Recommendations

The TLV340x device is specified for operation from 2.5 V to 16 V (±1.25 to ±8 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

### 11 Layout


## 11.1 Layout Guidelines

**Figure 20** shows the typical connections for the TLV340x. To minimize supply noise, power supplies must be capacitively decoupled by a 0.01-μF ceramic capacitor in parallel with a 10-μF electrolytic capacitor. Comparators are very sensitive to input noise. Proper grounding (the use of a ground plane) helps to maintain the specified performance of the TLV340x family.

For best results, maintain the following layout guidelines:

- 1. Use a printed-circuit board (PCB) with a good, unbroken low-inductance ground plane.
- 2. Place a decoupling capacitor (0.1-µF ceramic, surface-mount capacitor) as close as possible to V<sub>CC</sub>.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.
- 5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when the impedance is low. The top-side ground plane runs between the output and inputs.
- 6. The ground pin ground trace runs under the device up to the bypass capacitor, shielding the inputs from the outputs.

## 11.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 20. TLV3701 SOT-23 Layout Example

S Submit Documentation Feedback

Copyright © 2000–2017, Texas Instruments Incorporated



## 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (8-pin SOIC), PW (8-pin TSSOP), DGK (8-pin MSOP), DBV (6-pin SOT-23, 5-pin SOT23, and 3-pin SOT-23), DCK (6-pin SC-70 and 5-pin SC-70), and DRL (6-pin SOT-563). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

#### 12.1.1.2 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP, and SOT-23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

#### 12.2 Documentation Support

#### 12.2.1 Related Documentation

The following documents are relevant for using the TLV340x devices and are recommended for reference. All are available for download at www.ti.com (unless otherwise noted):

- Universal Op Amp EVM User Guide (SLOU060)
- Hardware Pace Using Slope Detection (SLAU511)
- Bipolar High-voltage Differential Interface for Low-Voltage Comparators (TIDU039)
- AC-Coupled Single Supply Comparator (SLAU505)
- ECG Implementation on the TMS320VC5505 DSP Medical Development Kit (SPRAB36)
- REF33xx 3.9-µA, SC70-3, SOT-23-3, and UQFN-8, 30-ppm/°C Drift Voltage Reference (SBOS392)

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV3701	Click here	Click here	Click here	Click here	Click here
TLV3702	Click here	Click here	Click here	Click here	Click here
TLV3704	Click here	Click here	Click here	Click here	Click here

#### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

Copyright © 2000–2017, Texas Instruments Incorporated



#### 12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.6 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

8 Submit Documentation Feedback





4-May-2017

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3701CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3701C	Samples
TLV3701CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VBCC	Samples
TLV3701CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VBCC	Samples
TLV3701CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VBCC	Samples
TLV3701CDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VBCC	Samples
TLV3701ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37011	Samples
TLV3701IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBCI	Samples
TLV3701IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBCI	Samples
TLV3701IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBCI	Samples
TLV3701IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBCI	Samples
TLV3701IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37011	Samples
TLV3701IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37011	Samples
TLV3701IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV3701I	Samples
TLV3701IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV3701I	Samples
TLV3702CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3702C	Samples
TLV3702CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3702C	Samples
TLV3702CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AKC	Samples





www.ti.com

4-May-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3702CDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AKC	Samples
TLV3702CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AKC	Samples
TLV3702CDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AKC	Samples
TLV3702ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37021	Samples
TLV3702IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37021	Samples
TLV3702IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKD	Samples
TLV3702IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKD	Samples
TLV3702IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKD	Samples
TLV3702IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKD	Samples
TLV3702IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37021	Samples
TLV3702IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37021	Samples
TLV3702IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV3702I	Samples
TLV3702IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV3702I	Samples
TLV3704CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3704C	Samples
TLV3704CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3704C	Samples
TLV3704CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3704C	Samples
TLV3704ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples



## PACKAGE OPTION ADDENDUM

4-May-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV3704IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV3704I	Samples
TLV3704IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples
TLV3704IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	37041	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

4-May-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV3701, TLV3702:

Automotive: TLV3701-Q1, TLV3702-Q1

● Enhanced Product: TLV3701-EP

#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3701CDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV3701CDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV3701IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV3701IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV3701IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV3702CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV3702IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV3702IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV3704IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV3704IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3701CDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV3701CDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV3701IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV3701IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV3701IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV3702CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV3702IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV3702IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV3704IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV3704IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.