



Sample &

Buy





OPA363, OPA2363, OPA364, OPA2364, OPA4364

SBOS259D - SEPTEMBER 2002 - REVISED SEPTEMBER 2016

# OPAx363, OPAx364 1.8-V, 7-MHz, 90-dB CMRR, Single-Supply, Rail-to-Rail I/O **Operational Amplifier**


#### Features 1

- 1.8-V Operation
- MicroSize Packages
- Bandwidth: 7 MHz
- CMRR: 90 dB (Typical)
- Slew Rate: 5 V/µs
- Low Offset: 500 µV (Maximum)
- Quiescent Current: 750 µA/Channel (Maximum)
- Shutdown Mode: < 1 µA/Channel

#### Applications 2

- Signal Conditioning
- Data Acquisition
- **Process Control**
- Active Filters
- **Test Equipment**

# Single-Supply Microphone Preamplifier



Copyright © 2016, Texas Instruments Incorporated

# 3 Description

The OPA363 and OPA364 families are highperformance, CMOS operational amplifiers optimized for very low voltage, single-supply operation. These miniature, low-cost amplifiers are designed to operate on single supplies from 1.8 V (±0.9 V) to 5.5 V (±2.75 V). Applications include sensor amplification and signal conditioning in battery-powered systems.

The OPA363 and OPA364 families offer excellent CMRR without the crossover associated with traditional complimentary input stages. This feature results in excellent performance for driving analog-todigital (A/D) converters without degradation of differential linearity and THD. The input commonmode range includes both the negative and positive supplies. The output voltage swing is within 10 mV of the rails.

The OPA363 family includes a shutdown mode. Under logic control, the amplifiers can be switched from normal operation to a standby current that is less than 1 µA.

The single version is available in the MicroSize 5-pin SOT23 (6-pin SOT23 for shutdown) and 8-pin SOIC. The dual version is available in 8-pin VSSOP, 10-pin VSSOP, 16-pin UQFN, and 8-pin SOIC packages. Quad packages are available in 14-pin TSSOP and 14-pin SOIC packages. All versions are specified for operation from -40°C to +125°C.

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
OPA363	SOT-23 (5)	2.60 mm × 1.60 mm	
ODA26y	SOT-23 (6)	2.60 mm × 1.60 mm	
OPA36x	SOIC (8)	4.90 mm × 3.91 mm	
	SOIC (8)	4.90 mm × 3.91 mm	
OPA236x	VSSOP (8)	3.00 mm × 3.00 mm	
OPA230X	VSSOP (10)	3.00 mm × 3.00 mm	
	UQFN (16)	2.60 mm × 1.80 mm	
OPA4364	SOIC (14)	8.65 mm × 3.91 mm	
OPA4304	TSSOP (14)	5.00 mm × 4.40 mm	

## Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Page

# **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table3
6	Pin	Configuration and Functions
7	Spe	cifications7
	7.1	Absolute Maximum Ratings 7
	7.2	ESD Ratings7
	7.3	Recommended Operating Conditions
	7.4	Thermal Information7
	7.5	Electrical Characteristics
	7.6	Typical Characteristics 10
8	Deta	ailed Description 14
	8.1	Overview 14
	8.2	Functional Block Diagram 14
	8.3	Feature Description 15
	8.4	Device Functional Modes 16

9	Appl	ication and Implementation	17
	9.1	Application Information	17
	9.2	Typical Application	20
10	Pow	er Supply Recommendations	23
11	Layo	out	23
	11.1	Layout Guidelines	
	11.2	Layout Example	23
12	Devi	ce and Documentation Support	24
	12.1	Device Support	24
	12.2	Documentation Support	25
	12.3	Related Links	25
	12.4	Receiving Notification of Documentation Updates	25
	12.5	Community Resource	25
	12.6	Trademarks	25
	12.7	Electrostatic Discharge Caution	25
	12.8	Glossary	26
13		hanical, Packaging, and Orderable mation	26

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (May 2013) to Revision D

Cł	nanges from Revision C (May 2013) to Revision D	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Package and Ordering Information section, see POA at the end of the datasheet	1
•	Added Thermal Information table.	7

#### Changes from Revision B (February 2003) to Revision C


•	Converted data sheet to current format	1
•	Added RSV package (UQFN-16) to data sheet	1
•	Added text to last bullet of Layout Guidelines section	23




# 5 Device Comparison Table

	OPA363	OPA364	OPA2363	OPA2364	OPA4364
SOT23-5		Х			
SOT23-6 (shutdown)	Х				
MSOP-8				Х	
MSOP-10			Х		
SO-8	Х	Х		Х	
TSSOP-14					Х
SO-14					Х
UQFN-16			Х		

# 6 Pin Configuration and Functions



(1) Orient according to marking.





#### Pin Functions: OPA363

	PIN		1/0	DESCRIPTION	
NAME	SOIC	SOT-23	I/O	DESCRIPTION	
Enable	8	5	I	Enable	
–In	2	4	I	Negative (inverting) input	
+In	3	3	I	Positive (noninverting) input	
NC	1, 5	—	—	No internal connection (can be left floating)	
V <sub>OUT</sub>	6	1	0	Output	
V-	4	2	_	Negative (lowest) power supply	
V+	7	6	_	Positive (highest) power supply	



#### OPA363, OPA2363, OPA364, OPA2364, OPA4364 SBOS259D-SEPTEMBER 2002-REVISED SEPTEMBER 2016






## Pin Functions: OPA2363

PIN		PIN I/O		DESCRIPTION
NAME	MSOP	UQFN	1/0	DESCRIPTION
Enable A	5	10	I	Enable A amplifier
Enable B	6	11	I	Enable B amplifier
–In A	2	6	I	Inverting input, channel A
+In A	3	7	I	Noninverting input, channel A
–In B	8	14	I	Inverting input, channel B
+In B	7	13	I	Noninverting input, channel B
NC	_	1, 2, 3, 4, 9, 12		No internal connection (can be left floating)
V <sub>OUT</sub> A, OUT A	1	5	0	Output, channel A
V <sub>OUT</sub> B, OUT B	9	15	0	Output, channel B
–V, V–	4	8	_	Negative (lowest) power supply
+V, V+	10	16	—	Positive (highest) power supply


4

Copyright © 2002–2016, Texas Instruments Incorporated







(1) Orient according to marking.



## Pin Functions: OPA364

PIN				DESCRIPTION	
NAME	SOIC	SOT-23	I/O	DESCRIPTION	
–In	2	4	I	Negative (inverting) input	
+In	3	3	I	Positive (noninverting) input	
NC	1, 5, 8	_	_	No internal connection (can be left floating)	
V <sub>OUT</sub>	6	1	0	Output	
V–	4	2	_	Negative (lowest) power supply	
V+	7	5	_	Positive (highest) power supply	






#### Pin Functions: OPA2364

PIN		I/O	DESCRIPTION		
NAME	SOIC	MSOP	1/0	DESCRIPTION	
–In A	2	2	I	Inverting input, channel A	
+In A	3	3	I	Noninverting input, channel A	
–In B	6	6	I	Inverting input, channel B	
+In B	5	5	I	Noninverting input, channel B	
Out A	1	1	0	Output, channel A	
Out B	7	7	0	Output, channel B	
V–	4	4	—	Negative (lowest) power supply	
V+	8	8	—	Positive (highest) power supply	





#### NOTE: NC = No internal connection.

#### Pin Functions: OPA4364

	PIN		<b>I/O</b>	DESCRIPTION
NAME	SOIC	TSSOP	1/0	DESCRIPTION
–In A	2	2	I	Inverting input, channel A
+In A	3	3	I	Noninverting input, channel A
–In B	6	6	I	Inverting input, channel B
+ln B	5	5	I	Noninverting input, channel B
–In C	9	9	I	Inverting input, channel C
+In C	10	10	I	Noninverting input, channel C
–In D	13	13	I	Inverting input, channel D
+ln D	12	12	I	Noninverting input, channel D
V <sub>OUT</sub> A	1	1	0	Output, channel A
V <sub>OUT</sub> B	7	7	0	Output, channel B
V <sub>OUT</sub> C	8	8	0	Output, channel C
V <sub>OUT</sub> D	14	14	0	Output, channel D
V–	11	11	_	Negative (lowest) power supply
V+	4	4	—	Positive (highest) power supply

6



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Valtaga	Supply		5.5	V
Voltage	Signal input pin <sup>(2)</sup>	-0.5	(V+) + 0.5	V
O	Signal input pin <sup>(2)</sup>	-10	10	mA
Current	Output short-circuit <sup>(3)</sup>	Con	Continuous	
	Operating, T <sub>A</sub>	-40	150	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage	1.8	5.5	V
T <sub>A</sub> Operating temperature	-40	125	°C

## 7.4 Thermal Information

					OPAx	36x				
т	THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	D (SOIC)	DGK (VSSOP)	DGS (VSSOP)	D (SOIC)	PW (TSSOP)	UQFN (RSV)	UNIT
		5 PINS	6 PINS	8 PINS	8 PINS	10 PINS	14 PINS	14 PINS	16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	211.4	182.7	125.3	171.8	166.4	82.6	107.5	112.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	137	130.7	73.7	63.2	55.9	41.1	31.9	44	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	39.8	34.1	65.7	92.4	86.6	37.1	50.6	41.2	°C/W
τιΨ	Junction-to-top characterization parameter	20.6	24.8	25.4	9.5	6.8	9.4	1.9	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	38.9	33.5	65.2	91	85.2	36.8	49.9	41.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	_	_		_	—	—	_	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2002-2016, Texas Instruments Incorporated

#### OPA363, OPA2363, OPA364, OPA2364, OPA4364

SBOS259D-SEPTEMBER 2002-REVISED SEPTEMBER 2016

www.ti.com

# 7.5 Electrical Characteristics

At $T_A = +25^{\circ}C$ , $R_L = 10 \text{ k}\Omega$ connected to	$v V_{S}/2$ , $V_{OUT} = V_{S}/2$ , and $V_{CM}$	= V <sub>S</sub> /2, V <sub>S</sub> = 1.8 V to 5.5 V, unless other	rwise noted.
---	--	--	--------------

	PARAMETER	TEST CONE		MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
		V <sub>S</sub> = +5 V, OPA363I, OPA364I				500	μV
Vos	Input offset voltage	OPA2363I, OPA2364I				900	μV
		OPA363AI, OPA364AI, OPA2363	BAI, OPA2364AI, OPA4364AI		1	2.5	mV
dV <sub>OS</sub> /dT	Drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			3		µV/⁰C
PSRR	Input offset voltage vs power supply	$V_{S} = 1.8 \text{ V to } 5.5 \text{ V}, V_{CM} = 0,$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			80	330	μV/V
	Channel separation, DC				1		μV/V
INPUT BI	IAS CURRENT	-				4	
		$T_A = 25^{\circ}C$			±1	±10	pА
IB	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		See Typic	al Charact	eristics	
los	Input offset current				±1	±10	pА
NOISE							
en	Input voltage noise,	f = 0.1 Hz to 10 Hz			10		μV <sub>PP</sub>
en	Input voltage noise density	f = 10 kHz			17		nV/√Hz
i <sub>n</sub>	Input current noise density	f = 10 kHz			0.6		fA/√Hz
V <sub>CM</sub>	Common-mode voltage range			(V–) – 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	Ι,	74	90		dB
INPUT C	APACITANCE						
	Differential				2		pF
	Common-mode				3		pF
OPEN-LC	DOP GAIN						•
		$R_{I} = 10 \text{ k}\Omega,$	T <sub>A</sub> = 25°C	94	100		dB
		$100 \text{ mV} < V_0 < (V+) - 100 \text{ mV}$	T <sub>A</sub> = 25°C, OPA4364AI	90			dB
A <sub>OL</sub>	Open-loop voltage gain	R <sub>L</sub> = 10 kΩ, 100 mV < V <sub>O</sub> < (V+) – 100 mV	$V_{\rm S} = 1.8$ V to 5.5 V, $T_{\rm A} = -40^{\circ}$ C to +125°C	86			dB
FREQUE	NCY RESPONSE						
GBW	Gain-bandwidth product	C <sub>L</sub> = 100 pF			7		MHz
SR	Slew rate	C <sub>L</sub> = 100 pF, G = +1			5		V/µs
		0.1%, C <sub>L</sub> = 100 pF, V <sub>S</sub> = 5 V, 4-V	′ step, G = +1		1		μs
ts	Settling time	$0.01\%, C_{L} = 100 \text{ pF}, V_{S} = 5 \text{ V}, 4$ -			1.5		μs
	Overload recovery time	$C_L = 100 \text{ pF}, V_{IN} \times \text{Gain} > V_S$			0.8		μs
THD+N	Total harmonic distortion + noise	$C_L = 100 \text{ pF}, V_S = 5 \text{ V}, G = +1, f$	= 20 Hz to 20 kHz		0.002%		
OUTPUT							
		$R_L = 10k\Omega$ , $T_A = 25^{\circ}C$			10	20	V
	Voltage output swing	$R_{\rm L} = 10k\Omega,$					
		$T_{A}^{L} = -40^{\circ}C$ to +125°C				20	V
I <sub>SC</sub>	Short-circuit current			See Typica	al Charact	eristics	
C <sub>LOAD</sub>	Capacitive load drive			See Typica	al Charact	eristics	
SHUTDO	WN (for OPA363)						
t <sub>OFF</sub>	Turnoff time				1		μs
t <sub>ON</sub>	Turnon time <sup>(1)</sup>				20		μs
VL	Logic low threshold	Shutdown				(V–) + 0.8	V
V <sub>H</sub>	Logic high threshold	Amplifier is active		0.75 (V+)		5.5	V
I <sub>Q(sd)</sub>	Quiescent current at						μA

(1) Part is considered enabled when input offset voltage returns to specified range.

8



9

www.ti.com

# **Electrical Characteristics (continued)**


At  $T_A = +25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , and  $V_{CM} = V_S/2$ ,  $V_S = 1.8 \text{ V}$  to 5.5 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
POWE	R SUPPLY		· · · · · · · · · · · · · · · · · · ·		
Vs	Specified voltage range		1.8	5.5	V
	Operating voltage range		1.8 to 5.5		V
		$V_{\rm S} = +1.8 \text{ V},$ $T_{\rm A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	650	750	μA
Ι <sub>Q</sub>	Quiescent current (per amplifier)	$V_{S} = +3.6 V,$ $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	850	1000	μA
		$V_{S} = +5.5 V,$ $T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	1.1	1.4	mA
TEMP	ERATURE RANGE	•			
	Specified range		-40	125	°C
	Operating range		-40	150	°C
	Storage range		-65	150	°C

SBOS259D-SEPTEMBER 2002-REVISED SEPTEMBER 2016

# 7.6 Typical Characteristics

At  $T_A = +25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , and  $V_{CM} = V_S/2$ , unless otherwise noted.




**ISTRUMENTS** 

**EXAS** 




## **Typical Characteristics (continued)**



SBOS259D-SEPTEMBER 2002-REVISED SEPTEMBER 2016

www.ti.com

## **Typical Characteristics (continued)**




Product Folder Links: OPA363 OPA2363 OPA364 OPA2364 OPA4364

Copyright © 2002–2016, Texas Instruments Incorporated

\_\_\_\_



## **Typical Characteristics (continued)**




At  $T_A = +25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S/2$ ,  $V_{OUT} = V_S/2$ , and  $V_{CM} = V_S/2$ , unless otherwise noted.

## 8 Detailed Description

#### 8.1 Overview

The OPA363 and OPA364 series op amps are rail-to-rail operational amplifiers with excellent CMRR, low noise, low offset, and wide bandwidth on supply voltages as low as  $\pm 0.9$  V. The OPA363 features an additional pin for a shutdown and enable function. These families do not exhibit phase reversal and are unity-gain stable. Specified over the industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C, the OPA363 and OPA364 families offer precision performance for a wide range of applications.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Rail-to-Rail Input

The OPA363 and OPA364 feature excellent rail-to-rail operation, with supply voltages as low as ±0.9 V. The input common-mode voltage range of the OPA363 and OPA364 family extends 100 mV beyond supply rails. The unique input topology of the OPA363 and OPA364 eliminates the input offset transition region typical of most rail-to-rail, complementary stage operational amplifiers, allowing the OPA363 and OPA364 to provide superior common-mode performance over the entire common-mode input range, as seen in Figure 21. This feature prevents degradation of the differential linearity error and THD when driving A/D converters. A simplified schematic of the OPA363 and OPA364 is shown in the *Functional Block Diagram*.




Figure 21. OPA363 and OPA364 Have Linear Offset Over Entire Common-Mode Range

#### 8.3.2 Operating Voltage

The OPA363 and OPA364 series op amp parameters are fully specified from +1.8 V to +5.5 V. Single  $0.1-\mu$ F bypass capacitors must be placed across supply pins and as close to the part as possible. Supply voltages higher than 5.5 V (absolute maximum) may cause permanent damage to the amplifier. Many specifications apply from -40°C to +125°C. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics*.

#### 8.3.3 Capacitive Load

The OPA363 and OPA364 series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is the most susceptible to the effects of capacitive load. The capacitive load reacts with the output resistance of the op amp to create a pole in the small-signal response, which degrades the phase margin.


In unity gain, the OPA363 and OPA364 series op amps perform well with a pure capacitive load up to approximately 1000 pF. The equivalent series resistance (ESR) of the loading capacitor may be sufficient to allow the OPA363 and OPA364 to directly drive very large capacitive loads (> 1  $\mu$ F). Increasing gain enhances the ability of the amplifier to drive more capacitance; see Figure 13.

One method of improving capacitive load drive in the unity-gain configuration is to insert a  $10 \cdot \Omega$  to  $20 \cdot \Omega$  resistor in series with the output, as shown in Figure 22. This resistor significantly reduces ringing with large capacitive loads. However, if there is a resistive load in parallel with the capacitive load, it creates a voltage divider, introduces a DC error at the output, and slightly reduces output swing. This error may be insignificant. For instance, with  $R_L = 10 \ k\Omega$  and  $R_S = 20 \ \Omega$ , there is only an approximate 0.2% error at the output.

Copyright © 2002–2016, Texas Instruments Incorporated



#### Feature Description (continued)




Copyright © 2016, Texas Instruments Incorporated

Figure 22. Improving Capacitive Load Drive

#### 8.3.4 Input and ESD Protection

All OPA363 and OPA364 pins are static-protected with internal ESD protection diodes tied to the supplies. These diodes provide overdrive protection if the current is externally limited to 10 mA, as stated in the *Absolute Maximum Ratings* and shown in Figure 23.



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Input Current Protection

#### 8.4 Device Functional Modes

#### 8.4.1 Enable Function

The shutdown (enable) function of the OPA363 is referenced to the negative supply voltage of the operational amplifier. A logic level HIGH enables the op amp. A valid logic HIGH is defined as voltage greater than 75% of the positive supply applied to the enable pin. The valid logic HIGH signal can be as much as 5.5 V above the negative supply, independent of the positive supply voltage. A valid logic LOW is defined as less than 0.8 V above the negative supply pin. If dual or split power supplies are used, take care to ensure that logic input signals are properly referred to the negative supply voltage. This pin must be connected to a valid high or low voltage or driven, not left open-circuit.

The logic input is a high-impedance CMOS input. Dual op amps are provided separate logic inputs. For batteryoperated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 20  $\mu$ s; disable time is 1  $\mu$ s. When disabled, the output assumes a high-impedance state. This configuration allows the OPA363 to be operated as a *gated* amplifier, or to have its output multiplexed onto a common analog output bus.



## 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Achieving Output Swing to the Op Amp Negative Rail

Some applications require an accurate output voltage swing from 0 V to a positive full-scale voltage. A good single-supply op amp may be able to swing within a few millivolts of single-supply ground, but as the output is driven toward 0 V, the output stage of the amplifier prevents the output from reaching the negative supply rail of the amplifier.

The output of the OPA363 or OPA364 can be made to swing to ground, or slightly below, on a single-supply power source. To do so requires use of another resistor and an additional, more negative power supply than the op amp negative supply. A pulldown resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve, as shown in Figure 24.



Copyright © 2016, Texas Instruments Incorporated

Figure 24. OPA363 and OPA364 Swing to Ground


This technique does not work with all op amps. The output stage of the OPA363 and OPA364 allows the output voltage to be pulled below that of most op amps, if approximately 500  $\mu$ A is maintained through the output stage. To calculate the appropriate value load resistor and negative supply,  $R_L = -V/500 \mu$ A. The OPA363 and OPA364 have been characterized to perform well under the described conditions, maintaining excellent accuracy down to 0 V and as low as -10 mV. Limiting and nonlinearity occur below -10 mV, with linearity returning as the output is again driven above -10 mV.

#### 9.1.2 Buffered Reference Voltage

Many single-supply applications require a mid-supply reference voltage. The OPA363 and OPA364 offer excellent capacitive load drive capability, and can be configured to provide a 0.9-V reference voltage, as can be seen in Figure 25. For appropriate loading considerations, see the *Capacitive Load* section.



## **Application Information (continued)**




Copyright © 2016, Texas Instruments Incorporated

#### Figure 25. OPA363 and OPA364 Provide a Stable Reference Voltage


#### 9.1.3 Directly Driving the ADS8324 and the MSP430

The OPA363 and OPA364 series op amps are optimized for driving medium speed (up to 100-kHz) sampling A/D converters. However, they also offer excellent performance for higher speed converters. The no-crossover input stage of the OPA363 and OPA364 directly drive A/D converters without degradation of differential linearity and THD. They provide an effective means of buffering the A/D converter input capacitance and resulting charge injection while providing signal gain. Figure 26 and Figure 27 show the OPA363 and OPA364 configured to drive the ADS8324 and the 12-bit A/D converter on the MSP430.



Copyright © 2016, Texas Instruments Incorporated

Figure 26. OPA363 and OPA364 Directly Drive the ADS8324



Copyright © 2016, Texas Instruments Incorporated

Figure 27. Driving the 12-Bit A/D Converter on the MSP430

#### 9.1.4 Audio Applications


The OPA363 and OPA364 op amp family has linear offset voltage over the entire input common-mode range. Combined with low noise, this feature makes the OPA363 and OPA364 suitable for audio applications. Single-supply, 1.8-V operation allows the OPA2363 and OPA2364 to be optimal candidates for dual stereo-headphone drivers and microphone preamplifiers in portable stereo equipment; see Figure 28 and Figure 29.

18 Submit Documentation Feedback

Product Folder Links: OPA363 OPA2363 OPA364 OPA2364 OPA4364



# **Application Information (continued)**



Copyright © 2016, Texas Instruments Incorporated

## Figure 28. OPA2363 Configured as Half of a Dual Stereo-Headphone Driver





Figure 29. Microphone Preamplifier

#### 9.1.5 Active Filtering


Low harmonic distortion and noise specifications plus high gain and slew rate make the OPA363 and OPA364 optimal candidates for active filtering. Figure 30 shows the OPA2363 configured as a low-distortion, third-order general immittance converter (GIC) filter. Figure 31 shows the implementation of a Sallen-Key, 3-pole, low-pass Bessel filter.



# **Application Information (continued)**







Copyright © 2016, Texas Instruments Incorporated




## 9.2 Typical Application

## 9.2.1 Single-Supply Electret Microphone Preamplifier

Electret microphones are commonly used in portable electronics because of their small size, low cost, and relatively good signal-to-noise ratio (SNR). The small package size and excellent AC performance of the OPA364 make it an excellent choice for preamplifier circuits for electret microphones. The circuit shown in Figure 32 is a single-supply preamplifier circuit for electret microphones.



# **Typical Application (continued)**



Copyright © 2016, Texas Instruments Incorporated

## Figure 32. Preamplifier Circuit for Electret Microphones Using a Single-Supply Voltage

#### 9.2.1.1 Design Requirements

- 5-V single supply
- 1-V<sub>RMS</sub> output for 100-dB<sub>SPL</sub> input
- 20-Hz to 20-kHz, -3-dB Bandwidth
- Microphone sensitivity: 8 µA / Pa
- Microphone operating voltage: 2 V to 10 V
- Microphone bias current: 500 µA

#### 9.2.1.2 Detailed Design Procedure

In this circuit, the op amp is configured as a transimpedance amplifier which converts the signal current of the microphone into an output voltage. The gain of the circuit is determined by the feedback resistor  $R_{FB}$ , which must be calculated according to the microphone sensitivity. For this design, a microphone output current of 8  $\mu$ A per Pascal (Pa) of air pressure was chosen. Using this value, the output current for a sound pressure level of 100 dB<sub>SPL</sub>, or 2 Pa air pressure, is calculated in Equation 1.

$$i_{mic} = \frac{8 \ \mu A}{1 \ Pa} \times 2 \ Pa = 16 \ \mu A \tag{1}$$

R<sub>FB</sub> is then calculated from this current to produce 1-V<sub>RMS</sub> output for a 100-dB<sub>SPL</sub> input signal in Equation 2.

$$R_{FB} = \frac{V_O}{i_{mic}} = \frac{1 V_{RMS}}{16 \ \mu A} = 62500 \rightarrow 61.9 \ k\Omega$$

The feedback capacitor, C<sub>FB</sub>, is calculated to limit the bandwidth of the amplifier to 20 kHz in Equation 3.

$$C_{FB} = \frac{1}{2 \cdot \pi \cdot R_{FB} \cdot f_{H}} = \frac{1}{2 \cdot \pi \cdot (61.9 \text{ k}\Omega) \cdot (20 \text{ kHz})} = 128.5 \times 10^{-12} \rightarrow 130 \text{ pF}$$
(3)

 $R_{BIAS}$  is necessary to divert the microphone signal current through capacitor  $C_{IN}$  rather than flowing from the power supply,  $V_{CC}$ . Larger values of  $R_{BIAS}$  allow for a smaller capacitor to be used for  $C_{IN}$  and also reduce the overall noise of the circuit. However, the maximum value for  $R_{BIAS}$  is limited by the microphone bias current and minimum operating voltage.

The value of  $R_{BIAS}$  is calculated in Equation 4.

$$R_{BIAS} = \frac{V_{CC} - V_{MIC}}{I_{BIAS}} = \frac{5 \text{ V} - 2 \text{ V}}{500 \text{ }\mu\text{A}} = 6000 \rightarrow 5.9 \text{ }\text{k}\Omega$$

Copyright © 2002–2016, Texas Instruments Incorporated

(2)

(4)

#### **Typical Application (continued)**

Input capacitor  $C_{IN}$  forms a high-pass filter in combination with resistor  $R_{BIAS}$ . The filter corner frequency calculation is shown in Equation 5 to place the high-pass corner frequency at 20 Hz.

$$C_{IN} = \frac{1}{2 \cdot \pi \cdot R_{BIAS} \cdot f_L} = \frac{1}{2 \cdot \pi \cdot (5.9 \text{ k}\Omega) \cdot (20 \text{ Hz})} = 1.349 \times 10^{-6} \rightarrow 1.5 \text{ }\mu\text{F}$$
(5)

The voltage divider network at the op amp noninverting input is used to bias the op amp output to the mid-supply point ( $V_{CC}$  / 2) in order to maximize the output voltage range of the circuit. This result is easily achieved by choosing the same value for both resistors in the divider. The absolute value of those resistors is limited by the acceptable power-supply current drawn by the voltage divider. Choosing 25  $\mu$ A as an acceptable limit of supply current gives a value of 100 k $\Omega$  for the resistors in the divider, as Equation 6 shows.

$$R_{DIV} = \frac{V_{CC}}{2 \cdot I_{DIV}} = \frac{5 \text{ V}}{2 \cdot 25 \text{ }\mu\text{A}} = 100 \text{ }k\Omega$$
(6)

Finally, to minimize the additional noise contribution from the voltage divider, a capacitor is placed at the op amp noninverting input. This capacitor forms a low-pass filter with the parallel combination of the voltage divider resistors. Selecting a filter corner frequency of 20 Hz minimizes the noise contribution of the voltage divider inside the amplifier passband; refer to Equation 7.

$$C_{\text{DIV}} = \frac{1}{2 \cdot \pi \cdot \left(\frac{R_{\text{DIV}}}{2}\right) \cdot f_{\text{L}}} = \frac{1}{2 \cdot \pi \cdot \left(\frac{100 \text{ k}\Omega}{2}\right) \cdot (20 \text{ Hz})} = 1.592 \times 10^{-7} \rightarrow 160 \text{ nF}$$
(7)

#### 9.2.1.3 Application Curve

The transfer function of the microphone preamplifier circuit is shown in Figure 33. The nominal gain of the circuit is 95.82 dB, or 61,800 V per amp of input current. The –3-dB bandwidth limits of the circuit are 17.99 Hz and 19.23 kHz.




Figure 33. Microphone Preamplifier Transfer Function





## **10** Power Supply Recommendations

The OPAx363 and OPAx364 are specified for operation from 2.7 V to 5.5 V ( $\pm$ 1.35 V to  $\pm$ 2.75 V). Parameters that can exhibit significant variance with regard to operating voltage are presented in the *Electrical Characteristics*.


# 11 Layout

#### 11.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 34, keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, postcleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

# 11.2 Layout Example





# 12 Device and Documentation Support

## 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 TINA-TI<sup>™</sup> (Free Software Download)

TINA<sup>™</sup> is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI<sup>™</sup> is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

**NOTE** These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 12.1.1.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (8-pin SOIC), PW (8-pin TSSOP), DGK (8-pin MSOP), DBV (6-pin SOT-23, 5-pin SOT23, and 3-pin SOT-23), DCK (6-pin SC-70 and 5-pin SC-70), and DRL (6-pin SOT-563). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

#### 12.1.1.3 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP and SOT-23 packages are all supported.

#### NOTE

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

#### 12.1.1.4 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

## 12.1.1.5 WEBENCH<sup>®</sup> Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.



#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

The following documents are relevant to using the OPAx363 and OPAx364, and are recommended for reference. All are available for download at www.ti.com (unless otherwise noted):

- AB-045 Op Amp Performance Analysis (SBOA054)
- AB-067 Single-Supply Operation of Operational Amplifiers (SBOA059)
- AB-105 Tuning in Amplifiers (SBOA067)
- QFN/SON PCB Attachment (SLUA271)
- Quad Flatpack No-Lead Logic Packages (SCBA017)

## 12.3 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA363	Click here	Click here	Click here	Click here	Click here
OPA2363	Click here	Click here	Click here	Click here	Click here
OPA364	Click here	Click here	Click here	Click here	Click here
OPA2364	Click here	Click here	Click here	Click here	Click here
OPA4364	Click here	Click here	Click here	Click here	Click here

#### Table 1. Related Links

## 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.5 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.6 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

## 12.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.8 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



16-Jun-2017

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2363AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2363AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2363AIDGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2363AIRSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SIN	Samples
OPA2363IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2363IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2363IDGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ВНК	Samples
OPA2364AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364 A	Samples
OPA2364AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364 A	Samples
OPA2364AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Samples
OPA2364AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Samples
OPA2364AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Samples
OPA2364AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Samples
OPA2364AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364 A	Samples
OPA2364AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364 A	Samples



# PACKAGE OPTION ADDENDUM

16-Jun-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
OPA2364ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364	Sampl
OPA2364IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Sampl
OPA2364IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Sampl
OPA2364IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Sampl
OPA2364IDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BHL	Samp
OPA2364IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364	Samp
OPA2364IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 2364	Samp
OPA363AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 363 A	Samp
OPA363AIDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363AIDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363AIDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363AIDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 363	Samp
OPA363IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samp
OPA363IDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A40	Samj



# PACKAGE OPTION ADDENDUM

16-Jun-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA363IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 363	Samples
OPA364AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364 A	Samples
OPA364AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
DPA364AIDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364AIDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364 A	Samples
OPA364ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364	Samples
OPA364IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A41	Samples
OPA364IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364	Samples
OPA364IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364	Samples
OPA364IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 364	Samples
OPA4364AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4364A	Samples
OPA4364AIDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4364A	Samples



16-Jun-2017

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA4364AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4364A	Samples
OPA4364AIDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4364A	Samples
OPA4364AIPWR	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 4364A	Samples
OPA4364AIPWRG4	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 4364A	Samples
OPA4364AIPWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 4364A	Samples
OPA4364AIPWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA 4364A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



16-Jun-2017

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA4364 :

• Automotive: OPA4364-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2363AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2363AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2363AIRSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1
OPA2363IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2363IDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2364AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2364AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2364AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2364IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2364IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2364IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA363AIDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA363AIDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA363IDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA363IDBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA364AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA364AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA364AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


# PACKAGE MATERIALS INFORMATION



www.ti.com

3-Aug-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA364IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA364IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.1	1.39	4.0	8.0	Q3
OPA364IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4364AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4364AIPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4364AIPWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2363AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
OPA2363AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
OPA2363AIRSVR	UQFN	RSV	16	3000	223.0	270.0	35.0
OPA2363IDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
OPA2363IDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
OPA2364AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA2364AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA2364AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA2364IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA2364IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA2364IDR	SOIC	D	8	2500	367.0	367.0	35.0

# PACKAGE MATERIALS INFORMATION



www.ti.com

3-Aug-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA363AIDBVR	SOT-23	DBV	6	3000	565.0	140.0	75.0
OPA363AIDBVT	SOT-23	DBV	6	250	565.0	140.0	75.0
OPA363IDBVR	SOT-23	DBV	6	3000	565.0	140.0	75.0
OPA363IDBVT	SOT-23	DBV	6	250	565.0	140.0	75.0
OPA364AIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA364AIDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
OPA364AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA364IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA364IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
OPA364IDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA4364AIDR	SOIC	D	14	2500	367.0	367.0	38.0
OPA4364AIPWR	TSSOP	PW	14	2500	367.0	367.0	35.0
OPA4364AIPWT	TSSOP	PW	14	250	210.0	185.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
  - A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
  - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### **MECHANICAL DATA**




- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

ightarrow This package complies to JEDEC MO-288 variation UFHE, except minimum package thickness.



#### RSV (R-PUQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



# DGS (S-PDSO-G10)

## PLASTIC SMALL OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated