

1A FAST ULTRA LOW DROPOUT LINEAR REGULATOR

DESCRIPTION

The UTC LR1108/E operate from a $+2.5V \sim +7.0V$ input supply as fast ultra low-dropout linear regulators. Wide output voltage range options are available. The fast response characteristic to make UTC LR1108/E suitable for low voltage microprocessor application. The low quiescent current operation and low dropout quality caused by the CMOS process.

The UTC **LR1108/E** has ultra low dropout voltage 300mV at 1A load current typically.

The ground pin current is typically 70uA at 1mA load current. ERROR Flag: When the output voltage drops 10% below nominal value Error flag goes low.

SET/ADJ Mode (for LR1108): Connect an external resistive voltage-divider from V_{OUT} to this pin to set the output voltage from 1.145V to 5V.

Output Voltage Precision: Multiple output voltage options are available and ranging from $1.2V \sim 5.0V$ at room temperature with a guaranteed accuracy of $\pm 1.5\%$, and $\pm 3.0\%$ when varying line, load and temperature.

FEATURES

- * Ultra Low Dropout Voltage
- * Low Ground Pin Current
- * 0.04% Load Regulation
- * The Guaranteed Output Current is 1A DC
- * Output Voltage Accuracy ± 1.5%

ORDERING INFORMATION

- * ERROR Flag Indicates Output Status
- * Sense option improves better load regulation
- * Low Output Capacitor Required
- * Over temperature Protection And Over current Protection

SOT-223

SOT-23

(EIAJ SC-59)

SOT-89

Ordering	Daakaga	Pin Assignment					Packing				
Lead Free Halogen Free		Package	1								
LR1108L-xx-AA3-0-R	SOT-223	A: GOI									
LR1108L-xx-AB3-0-R	SOT-89	B: OGI							Tape Reel		
LR1108L-xx-AE3-①-R LR1108G-xx-AE3-①-R		SOT-23	C: GIO								
LR1108L-xx-TN3-0-R	LR1108G-xx-TN3-0-R	TO-252	D: IGO								
LR1108L-xx-AF5-R	LR1108G-xx-AF5-R	SOT-25	Ι	G	SD	s	0	-	-	-	Tape Reel
LR1108EL-xx-AF5-R	LR1108EL-xx-AF5-R LR1108EG-xx-AF5-R		Ι	G	SD	Е	0	-	-	-	Tape Reel
LR1108L-xx-K08-3030-R LR1108G-xx-K08-3030-R		DFN3030-8	0	Ν	ADJ	G	SD	Ν	Ν	Ι	Tape Reel
Note: Pin Assignment: I:VIN	Note: Pin Assignment: I:V _{IN} O:V _{OUT} G:GND SD: SD E: ERROR S: SET/ADJ										

LR1108 <u>ĘĢ-xx-AA3-A</u> -Ŗ		(1) R: Tape Reel				
	(1) Packing Type	(2) refer to Pin Assignment				
	(2) Pin Assignment	ent (3) AA3: SOT-223, AB3: SOT-89, AE3: SOT-23, AF5: SOT-25				
	(3) Package Type	TN3: TO-252, K08-3030: DFN3030-8				
	(4) Voltage Code	(4) xx: reference to Marking Information				
(5) Green Package		(5) G: Halogen Free and Lead Free, L: Lead Free				
	(6) Pin Situation	(6) Refer to PIN CONFIGURATION				


CMOS IC

TO-252

SOT-25

DFN3030-8

MARKING INFORMATION





PIN DESCRIPTION

For SOT-23/SOT-223/SOT-89/TO-252 Package

F	PIN CODE & NO		PIN CODE & NO					DESCRIPTION		
А	В	С	D	PIN NAME	ME I/O DESCRIPTION					
2	1	3	3	V _{OUT}	0	Output Voltage				
1	2	1	2	GND		Ground				
3	3	2	1	V _{IN}		Input Supply				

For SOT-25 Package


PIN NO	PIN NAME	I/O	DESCRIPTION
1	V _{IN}		Input supply
2	GND		Ground
3	SD	I	Active low shutdown input.
4	ERROR (For LR1108E)	0	ERROR flag, active low; when the output dropout of regulation due to low input voltage, the LR1108E produces a logic low signal at the ERROR pin.
	SET/ADJ (For LR1108)	I	Voltage-Setting Input. Connect an external resistive voltage-divider from V_{OUT} to this pin to set the output voltage. Connect to GND for Preset output
5	V _{OUT}	0	Output voltage

For DFN3030-8 Package


PIN NO	PIN NAME	I/O	DESCRIPTION
1	V _{OUT}	0	Output voltage
2, 6, 7	NC		
3	ADJ	I	Voltage-Setting Input. Connect an external resistive voltage-divider from V_{OUT} to this pin to set the output voltage.
4	GND		Ground
5	SD	I	Active high Enable input.
8	V _{IN}		Input supply



BLOCK DIAGRAM



LR1108E



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Input Voltage (Operating) (Note 10)	V	2.5 ~ 7.0	V
Input Voltage (Survival)	V _{IN}	-0.3 ~ +7.5	V
Shutdown Input Voltage	V _{IN(SHDN)}	-0.3 ~ V _{IN} +0.3	V
Output Voltage (Survival), (Note 4, 5)	V _{OUT}	-0.3 ~ +7.5	V
I _{OUT} (Survival)		Short Circuit Protected	
Maximum Voltage for ERROR Pin		V _{IN} +0.3	V
Maximum Operating Current (DC)		1	A
Power Dissipation (Note 2)	PD	Internally Limited	
Junction Temperature	TJ	+125	°C
Operating Temperature	T _{OPR}	-40 ~ +125	°C
Storage Temperature	T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT		
	SOT-223		165			
PARAMETER unction to Ambient unction to Case	SOT-89		179			
lunction to Ambient	SOT-23	٥	325	°C/W		
Sunction to Ambient	SOT-25	θ_{JA}	260	C/VV		
	TO-252		112			
	DFN3030-8					
	SOT-223		15			
	SOT-89		47			
lunction to Case	SOT-23	θ _{JC}	130	°C/W		
unction to Ambient	SOT-25	OJC	110	C/VV		
	TO-252]	12			
	DFN3030-8					

■ ELECTRICAL CHARACTERISTICS

Limits in standard typeface are for $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. ($T_J = 25^{\circ}$ C, $V_{IN} = V_{O(NOM)} + 1$ V, $I_L = 10$ mA, $C_{OUT} = 2.2\mu$ F, $V_{SD} = V_{IN}$ -0.3V, unless otherwise specified.)

range. $(1j - 25 \text{ G}, v_{\text{IN}} - v_{\text{O}(\text{NOM})} + 1v, 1l - 100\text{ A}, \text{COU} - 2.2\mu$, $v_{\text{SD}} - v_{\text{IN}} - 0.5v$, unless otherwise specified.)									
SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
V _{OUT}	0mA ≤ I _L ≤ 1A V _{OUT} +1 ≤ V _{IN} ≤ 7.0V	-1.5 -3	0	+1.5 +3	%				
∆V _{OUT}	V _{OUT} +1V <v<sub>IN<7.0V</v<sub>		0.5		%				
∆V _{OUT} /∆I _{OUT}	10mA < I _L < 1A		0.65		%				
VD	I _L = 1A		300	500	mV				
1	$I_L = 0 m A$		70	100					
IGND	I _L = 1A		300		uA				
I _{O(PEAK)}	(Note 2)	1			А				
I _{SC}			2		А				
T _{SHDN(THR)}			165		°C				
T _{SHDN(HYS)}			10		°C				
	SYMBOL V _{OUT} V _{OUT} V _D I _{GND} I _{O(PEAK)} I _{SC} T _{SHDN(THR)}	$\begin{tabular}{ c c c c } \hline SYMBOL & TEST CONDITIONS \\ \hline V_{OUT} & 0mA \leq I_L \leq 1A \\ \hline V_{OUT} & V_{OUT} + 1 \leq V_{IN} \leq 7.0V \\ \hline \Box V_{OUT} & V_{OUT} + 1V < V_{IN} < 7.0V \\ \hline \Box V_{OUT} / \Box I_{OUT} & 10mA < I_L < 1A \\ \hline V_D & I_L = 1A \\ \hline I_{GND} & I_L = 0mA \\ \hline I_L = 1A \\ \hline I_0(PEAK) & (Note 2) \\ \hline \hline I_{SC} & \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $				



■ ELECTRICAL CHARACTERISTICS (Cont.)

	PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SHUTDOWN	INPUT							
Chutdown Th	reahald	V	Output = High	V _{IN} -0.3	V _{IN}		v	
Shutdown Threshold		V _{SHDN}	Output = Low		0	0.2	V	
Turn-off Dela	у	t _{D(OFF)}	I _L = 1A		20		μs	
Turn-on Dela	у	t _{D(ON)}	I _L = 1A		25		μs	
SD Input Cur	rent	I _{SD}	V _{SD} = V _{IN}		1		nA	
ERROR FLA	G COMPARATOR (LR1108E)					_	
ERROR Fla	g Saturation	V _{EF(SAT)}	Ι _{SINK} = 100μΑ		0.02	0.1	V	
ERROR Flag Pin Leakage Current		I _{I(LEAK)}			1		nA	
Threshold		VT	(Note 7)	5	10	16	%	
Threshold Hysteresis		V_{THR}	(Note 7)	2	5	8	%	
Flag Reset Delay		t _D			1		μs	
ADJ Voltage	s @ Set/ADJ Mode (connect	to GND for	Preset V _{OUT})					
ADJ Voltage	@ Preset V ₀ =1.2 ~ 1.5V @ Preset V ₀ =3.4 ~ 5.0V	V _{ADJ}	Measured on ADJ,	1.176	1.2	1.224	V	
-	@ Preset V ₀ =1.8 ~ 3.3V		I _{OUT} =10mA	1.122	1.145	1.168	V	
AC PARAME	TERS							
Dinala Daiaat			V _{IN} = V _{OUT} + 1.5V C _{OUT} =100uF, V _{OUT} = 3.3V		60			
Ripple Rejection		PSRR	V _{IN} = V _{OUT} + 0.3V C _{OUT} =100uF, V _{OUT} = 3.3V		40		dB	
Output Noise	Density	$\rho_{N(L/F)}$	f = 120Hz		0.8		μV	
	Voltago		BW = 10Hz ~ 100kHz		150			
Output Noise	vollage	e _N	BW = 300Hz ~ 300kHz		100		– μV _{RMS}	

Notes: 1. Conditions for which the device is intended to be functional is indicated by operating ratings, but specific performance limits isn't be guaranteed. To make sure of specifications and test conditions, read Electrical Characteristics. Only for the test conditions listed the guaranteed specifications can be applied. When the device is not operated under the listed test conditions some performance characteristics may degrade.


2. Devices must be derated based on package thermal resistance at elevated temperatures.

3. The most likely parametric norm represents at 25°C.


- 4. The **LR1108/E** output must be diode-clamped to ground. If used in a dual-supply system where the regulator load is returned to a negative supply.
- 5. Between the V_{IN} and V_{OUT} terminals the output PMOS structure contains a diode. This diode is reverse biased normally. If the voltage at the output terminal is forced to be higher than the voltage at the input terminal this diode will get forward biased. This diode can withstand 1Amp of peak current and 200mA of DC current typically.
- 6. Output voltage line regulation is the change in output voltage from the nominal value which is due to change in the input line voltage. Which is defined as the change in output voltage from the nominal value due to change in load current is output voltage load regulation. The load regulation and line regulation specification include the typical number only. But, the limits for load and line regulation are included in the output voltage tolerance specification.
- 7. ERROR Flag hysteresis and threshold are specified as regulated output voltage's percentage.
- 8. At which the output drops 2% below the normal value dropout voltage is defined as the minimum input to output differential voltage. Only to output voltages of 2.5V and above dropout voltage specification applies. For output voltages below 2.5V, since the minimum input voltage is 2.5V, the drop-out voltage is nothing but the input to output differential.
- 9. Specification has been tested at -40°C ≤ T_J ≤ +85°Ccause under shutdown conditions the temperature rise of the device is negligible.
- 10. The minimum operating V_{IN} value is equal to [V_{OUT(NOM)} + V_{DROPOUT}] or 2.5V, just the greater.



TYPICAL APPLICATION CIRCUIT



Note: \overline{SD} and \overline{ERROR} pins must be pulled high through a 10k Ω pull-up resistor. Connect the \overline{ERROR} pin to ground if this function is not used.




Notes: 1. $\overline{\text{SD}}$ pins must be pulled high through a 10k Ω pull-up resistor.

- 2. Connect the SET/ADJ pin to ground if this function is not used.
- 3. The output voltage is calculated by:

$$V_{OUT} = V_{REF}(1 + \frac{R_1}{R_2})$$



TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

