











TPD4E05U06-Q1

SLVSCO7A - AUGUST 2014 - REVISED AUGUST 2014

TPD4E05U06-Q1 4 Channel Protection Solution for Super-Speed (Up to 5 Gbps) Interface

Features

- AEC-Q101 Qualified
 - Device HBM Classification Level H3B
 - Device CDM Classification Level C5
 - Device Temperature Range: –40°C to 125°C
- IEC 61000-4-2 Level 4 ESD Protection (See the *Handling Ratings Table*)
 - ±12kV Contact Discharge
 - ±15kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
 - 80A (5/50 ns)
- IEC 61000-4-5 Surge Protection
 - 2.5A (8/20 μ s)
- I/O Capacitance 0.5 pF (Typ)
- DC Breakdown Voltage 6.4 V (Min)
- Ultra Low Leakage Current 10 nA (Max)
- Low ESD Clamping Voltage
- Easy Flow-Through Routing Packages

Applications

- **HDMI 1.4**
- **USB 3.0**
- LVDS Interfaces
- **DisplayPort**
- eSata Interfaces


3 Description

The TPD4E05U06-Q1 is a unidirectional Transient Voltage Suppressor (TVS) Electrostatic Discharge (ESD) protection diode array with capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC61000-4-2 level 4 international standard. Its ultra-low loading capacitance makes it ideal for protecting any highspeed signal pins.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPD4E05U06-Q1	USON (10)	2.50 mm × 1.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic






Table of Contents

1	Features	. 1	8.2 Functional Block Diagram	8
2	Applications	. 1	8.3 Feature Description	8
3	Description		8.4 Device Functional Modes	9
4	Simplified Schematic	^	Application and Implementation	9
5	Revision History		9.1 Application Information	9
6	Pin Configuration and Functions		9.2 Typical Application	9
7	Specifications	10	Layout	11
•	7.1 Absolute Maximum Ratings		10.1 Layout Guidelines	11
	7.1 Absolute Maximum Ratings		10.2 Layout Example	11
	7.3 Recommended Operating Conditions	44	Device and Documentation Support	12
	7.4 Thermal Information		11.1 Trademarks	12
	7.5 Electrical Characteristics		11.2 Electrostatic Discharge Caution	12
	7.6 Typical Characteristics		11.3 Glossary	12
8	Detailed Description	12	Mechanical, Packaging, and Orderable Information	40
	8.1 Overview	8	IIIIOIIIIauoii	12

5 Revision History


Changes	from	Original	(August	2014)	to	Revision A	Α
Ollaligou		Oliginal	(/ tuguot				•

Page



6 Pin Configuration and Functions

USON (DQA) 2.5 mm × 1 mm × 0.5 mm Top View



Pin Functions

PII	N	DESCRIPTION					
NAME	NO.	DESCRIPTION					
D1+	1	ESD Protected Channel ⁽¹⁾					
D1-	2	ESD Protected Channel ⁽¹⁾					
D2+	4	ESD Protected Channel ⁽¹⁾					
D2-	5	ESD Protected Channel ⁽¹⁾					
NC	6, 7, 9, 10	Not Connected; Used for optional straight-through routing. Can be left floating or grounded.					
GND	3, 8	Ground; Connect to ground					

⁽¹⁾ Place as close to the connector as possible.

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Operating temperature		-40	125	°C
Electrical fast transient	IEC 61000-4-4 (5/50 ns)		80	Α
Deal, mules	IEC 61000-4-5 Current (tp – 8/20 μs) ⁽³⁾		2.5	Α
Peak pulse	IEC 61000-4-5 Power (tp – 8/20 μs) ⁽³⁾		40	W

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are with respect to GND unless otherwise noted.

7.2 Handling Ratings

			MIN	MAX	UNIT
Storage Temperature			-65	150	°C
Electrostatic Discharge ⁽¹⁾	IEC 61000-4-2 ⁽²⁾ Cont	Contact	-12	12	
		Air	-15	15	1.77
	Human-Body Model (HBM), per AEC Q101-001		-8	8	kV
	Charged-Device Mod	-1	1		

Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IO}	Input pin voltage	0	5.5	V
T _A	Operating free-air temperature	-40	125	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPD4E05U06-Q1	LIMIT
	THERMAL METRIC"	DQA (10)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	327	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	189.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	257.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	60.9	
Ψ_{JB}	Junction-to-board characterization parameter	257	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽³⁾ Measured at 25°C

⁽²⁾ Measured at 25°C, per IEC 61000.4.2 Ed. 2.0 Section 7.2.4



7.5 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT – OUT	PUT RESISTANCE						
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 μA			5.5	V	
V_{BR}	Break-down voltage	I _{IO} = 1 mA	6.4		8.7	V	
		I _{PP} = 1 A, TLP, from I/O to GND ⁽¹⁾		10			
1 (Olaman waltana	I _{PP} = 5 A, TLP, from I/O to GND ⁽¹⁾		14			
V_{CLAMP}	Clamp voltage	I _{PP} = 1 A, TLP, from GND to I/O ⁽¹⁾	3		V		
		I _{PP} = 5 A, TLP, from GND to I/O ⁽¹⁾		7.5			
I _{LEAK}	Leakage current	V _{IO} = 2.5 V		1	10	nA	
_	5	I/O to GND ⁽²⁾		0.96			
R_{DYN}	Dynamic resistance	GND to I/O ⁽²⁾		0.90		Ω	
CAPACITANO	CE				ļ.		
C _L	Line capacitance	V _{IO} = 2.5 V, f = 1 MHz, I/O to GND		0.5		pF	
ΔC _{IO-TO-GND}	Variation of input capacitance	GND Pin = 0 V, f = 1 MHz, V _{BIAS} = 2.5 V, Channel x pin to GND – channel y pin to GND		0.05	0.08	pF	
C _{CROSS}	Channel to channel input capacitance	GND Pin = 0 V, f = 1 MHz, V _{BIAS} = 2.5 V, between channel pins		0.04	0.08	pF	

Transition line pulse with 100 ns width, 200 ps rise time. Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 5 A and I = 10 A.



7.6 Typical Characteristics




Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



Typical Characteristics (continued)



Product Folder Links: TPD4E05U06-Q1

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The TPD4E05U06-Q1 is a unidirectional TVS ESD protection diode array with ultra-low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC61000-4-2 level 4 international standard. Its ultra-low loading capacitance makes it ideal for protecting any high-speed signal pins.

8.2 Functional Block Diagram



8.3 Feature Description

The TPD4E05U06-Q1 is a unidirectional TVS ESD protection diode array with ultra-low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC61000-4-2 level 4 international standard. Its ultra-low loading capacitance makes it ideal for protecting any high-speed signal pins.

8.3.1 AEC-Q101 Qualification

This device is qualified to AEC-Q101 standards. It passes HBM H3B (±8 kV) and CDM C5 (±1 kV) ESD ratings and is qualified to operate from -40°C to 125°C.

8.3.2 IEC61000-4-2 Level 4 ESD Protection

The I/O pins can withstand ESD events up to ±12 kV contact and ±15 kV air. An ESD/surge clamp diverts the current to ground.

8.3.3 IEC61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50 Ω impedance). An ESD/surge clamp diverts the current to ground.

8.3.4 IEC61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 40 W (8/20 µs waveform). An ESD/surge clamp diverts this current to ground.

8.3.5 I/O Capacitance

The capacitance between each I/O pin to ground is 0.5 pF. These capacitances support data rates up to 5.0 Gbps.

8.3.6 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6.4 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5 V.

8.3.7 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (Max) with a bias of 2.5 V.



Feature Description (continued)

8.3.8 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 10 V (I_{PP} = 1 A).

8.3.9 Easy Flow-Through Routing

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

8.4 Device Functional Modes

TPD4E05U06-Q1 is a passive integrated circuit that triggers when voltages are above V_{BR} or below the lower diodes V_f (–0.6 V). During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD4E05U06-Q1 (usually within 10's of nano-seconds) the device reverts to passive.

9 Application and Implementation

9.1 Application Information

TPD4E05U06-Q1 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low $R_{\rm DYN}$ of the triggered TVS holds this voltage, $V_{\rm CLAMP}$, to a safe level for the protected IC.

9.2 Typical Application




Figure 9. HDMI 1.4 Application

Submit Documentation Feedback



Typical Application (continued)

9.2.1 Design Requirements

For this design example, two TPD4E05U06-Q1 devices, and a TPD6S116 are being used in an HDMI 1.4 application. This will provide a complete port protection scheme.

Given the HDMI 1.4 application, the following parameters are known.

DESIGN PARAMETER	VALUE
Signal range on Pins 1, 2, 4, or 5	0 V to 5 V
Operating Frequency	1.7 GHz

9.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer needs to know the following:

- · Signal range on all the protected lines
- Operating frequency

9.2.2.1 Signal Range on Pin 1, 2, 4, or 5

TPD4E05U06-Q1 has 4 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 4 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V.

9.2.2.2 Operating Frequency

The TPD4E05U06-Q1 has a capacitance of 0.5 pF (Typ), supporting HDMI 1.4 data rates.

9.2.3 Application Curves

3.4 Gbps HDMI Eye Diagram




Figure 10. 3.4 Gbps HDMI Eye Diagram



10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

This application is typical of an HDMI 1.4 layout.




Figure 11. TPD4E05U06-Q1 Layout

Copyright © 2014, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

31-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPD4E05U06QDQARQ1	ACTIVE	USON	DQA	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BRH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





31-Aug-2014

OTHER QUALIFIED VERSIONS OF TPD4E05U06-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E05U06QDQARQ1	USON	DQA	10	3000	180.0	8.4	1.3	2.83	0.65	4.0	8.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2015



*All dimensions are nominal

Device	Package Type	age Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD4E05U06QDQARQ1	USON	DQA	10	3000	223.0	270.0	35.0	




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DQA (R-PUSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity