

INA21x 电压输出、低侧或高侧测量、 双向、零漂移系列分流监控器

1 特性

- 宽共模电压范围：-0.3V 至 26 V
- 偏移电压：±35μV（最大值，INA210）
（可实现低至 10mV 满量程的分流压降）
- 精度：
 - 增益误差（最大过热误差）：
 - ±0.5%（版本 C）
 - ±1%（版本 A 和 B）
 - 0.5μV/°C 偏移漂移（最大值）
 - 10ppm/°C 增益漂移（最大值）
- 增益选择：
 - INA210: 200 V/V
 - INA211: 500 V/V
 - INA212: 1000 V/V
 - INA213: 50 V/V
 - INA214: 100 V/V
 - INA215: 75 V/V
- 静态电流：100μA（最大值）
- SC70 和薄型 UQFN 封装：所有型号

2 应用

- 笔记本电脑
- 手机
- 电信设备
- 电源管理
- 电池充电器

3 说明

INA21x 为电压输出、分流监控器（也称作电流感测放大器）。该器件通常可针对系统优化提供过流保护和精密电流测量，还常用于闭环反馈电路。该系列器件可感测分流电阻在 -0.3V 至 26V 共模电压范围内的压降，与电源电压无关。共有 6 种固定增益可供选用：50V/V、75V/V、100V/V、200V/V、500V/V 或 1000V/V。该系列器件采用零漂移架构，偏移较低，因此在进行电流感测时能够将分流电阻两端的最大压降保持在 10mV 满量程以下。


该系列器件可由电压为 2.7V 至 26V 的单电源供电，最大电源流耗为 100μA。所有器件版本均在 -40°C 至 +125°C 的扩展运行温度范围内额定运行，采用 SC70 和 UQFN 封装。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
INA21x	SC70 (6)	2.00mm × 1.25mm
	UQFN (10)	1.80mm × 1.40mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

简化电路原理图



$$V_{OUT} = (I_{LOAD} \times R_{SHUNT}) \text{ Gain} + V_{REF}$$

Copyright © 2017, Texas Instruments Incorporated



目录

<ul style="list-style-type: none"> 1 特性 1 2 应用 1 3 说明 1 4 修订历史记录 2 5 Pin Configurations and Functions 5 6 Specifications 6 <ul style="list-style-type: none"> 6.1 Absolute Maximum Ratings 6 6.2 ESD Ratings 6 6.3 Recommended Operating Conditions 6 6.4 Thermal Information 7 6.5 Electrical Characteristics 8 6.6 Typical Characteristics 10 7 Detailed Description 14 <ul style="list-style-type: none"> 7.1 Overview 14 7.2 Functional Block Diagram 14 7.3 Feature Description 15 7.4 Device Functional Modes 16 	<ul style="list-style-type: none"> 8 Application and Implementation 22 <ul style="list-style-type: none"> 8.1 Application Information 22 8.2 Typical Applications 22 9 Power Supply Recommendations 25 10 Layout 25 <ul style="list-style-type: none"> 10.1 Layout Guidelines 25 10.2 Layout Example 26 11 器件和文档支持 27 <ul style="list-style-type: none"> 11.1 文档支持 27 11.2 相关链接 27 11.3 接收文档更新通知 27 11.4 社区资源 27 11.5 商标 27 11.6 静电放电警告 27 11.7 Glossary 27 12 机械、封装和可订购信息 28
--	---

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision I (September 2016) to Revision J	Page
• 已添加 2017 Copyright® 至首页图片	1
• Deleted <i>Device Options</i> table	5
• Added Common-mode analog inputs (Versions B and C) to <i>Absolute Maximum Ratings</i> table	6
• Changed HBM ESD value (Version A) from 4000 to 2000 V in <i>ESD Ratings</i> table	6
• Changed formatting of <i>Thermal Information</i> table note	7
• 已删除 相关文档部分	27



Changes from Revision H (June 2016) to Revision I	Page
• 本篇删除了关于预览器件的注释；所有器件现均正在供货	1

Changes from Revision G (July 2014) to Revision H	Page
• 已更改 特性 部分：已删除最后一项要点，已更改封装要点	1
• 已删除最后一项应用要点	1
• 已更改说明部分	1
• 已更改器件信息表	1
• Moved storage temperature to <i>Absolute Maximum Ratings</i> table	6
• Changed <i>ESD Ratings</i> table: changed title, changed format to current standards	6
• Deleted both <i>Machine Model</i> rows from <i>ESD Ratings</i> table	6
• Changed first sentence referencing 公式 1 in <i>Input Filtering</i> section: replaced <i>seen</i> with <i>measured</i>	16
• Changed second sentence referencing 公式 1 in <i>Input Filtering</i> section	17
• Corrected punctuation and added clarity to first and second paragraphs in <i>Shutting Down the INA21x Series</i> section	18
• Changed <i>impressed</i> to <i>present</i> in fourth paragraph of <i>Shutting Down the INA21x Series</i> section	18

Changes from Revision F (June 2014) to Revision G	Page
• 已更改简化原理图：在增益表下添加了公式	1
• Changed $V_{(ESD)}$ HBM specifications for version A in Handling Ratings table	6
<hr/>	
Changes from Revision E (June 2013) to Revision F	Page
• 已更改格式以符合最新的数据表标准；已添加“引脚功能”、“建议运行条件”和“热性能信息”表，概述，功能框图，应用信息，电源相关建议以及布局部分，移动了现有部分	1
• 已添加 INA215 至文档	1
• 已添加 INA215 分项至第 4 个 特性 要点	1
• 已添加 INA215 至简化原理图表	1
• Added Thermal Information table	6
• Added INA215 to 图 7	10
• Added INA215 to 图 15	11
• Added INA215 to 图 25	18
<hr/>	
Changes from Revision D (November 2012) to Revision E	Page
<hr/>	
Changes from Revision C (August 2012) to Revision D	Page
• Changed Frequency Response, <i>Bandwidth</i> parameter in Electrical Characteristics table	6
<hr/>	
Changes from Revision B (June 2009) to Revision C	Page
• Added silicon version B row to Input, <i>Common-Mode Input Range</i> parameter in Electrical Characteristics table	6
• Added silicon version B ESD ratings to Abs Max table	6
• Corrected typo in 图 9	10
• Updated 图 12	10
• 已更改 <i>Input Filtering</i> section	16
• 已添加 <i>Improving Transient Robustness</i> section	21
<hr/>	
Changes from Revision A (June 2008) to Revision B	Page
• 已添加 RSW 封装至器件图片	1
• 已添加 UQFN 封装至特性分类等级	1
• 已更新首页图片	1
• Added RSW package pin out drawing	5
• Added footnote 3 to <i>Electrical Characteristics</i> table	6
• Added UQFN package information to <i>Temperature Range</i> section of <i>Electrical Characteristics</i> table	6
• 已更改 图 2 to reflect operating temperature range	10
• 已更改 图 4 to reflect operating temperature range	10
• 已更改 图 6 to reflect operating temperature range	10
• 已更改 图 13 to reflect operating temperature range	11
• 已更改 图 14 to reflect operating temperature range	11
• 已添加 RSW description to the <i>Basic Connections</i> section	15
• 已更改 60 μ V to 100 μ V in last sentence of the <i>Selecting RS</i> section	15

Changes from Original (May 2008) to Revision A	Page
• Deleted first footnote of <i>Electrical Characteristics</i> table	6
• 已更改 图 7	10
• 已更改 图 15	11

5 Pin Configurations and Functions



- (1) NC denotes no internal connection. These pins can be left floating or connected to any voltage between V– and V+.

Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DCK	RSW		
GND	2	9	Analog	Ground
IN–	5	4, 5	Analog input	Connect to load side of shunt resistor
IN+	4	2, 3	Analog input	Connect to supply side of shunt resistor
NC	—	1, 7	—	Not internally connected. Leave floating or connect to ground.
OUT	6	10	Analog output	Output voltage
REF	1	8	Analog input	Reference voltage, 0 V to V+
V+	3	6	Analog	Power supply, 2.7 V to 26 V

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_S			26	V
Analog inputs, V_{IN+} , V_{IN-} ⁽²⁾	Differential ($V_{IN+} - V_{IN-}$)	-26	26	V
	Common-mode (Version A) ⁽³⁾	GND - 0.3	26	V
	Common-mode (Version B) ⁽³⁾	GND - 0.1	26	V
	Common-mode (Version C) ⁽³⁾	GND - 0.1	26	V
REF input		GND - 0.3	$(V_S) + 0.3$	V
Output ⁽³⁾		GND - 0.3	$(V_S) + 0.3$	V
Input current into any terminal ⁽³⁾			5	mA
Operating temperature		-55	150	°C
Junction temperature			150	°C
Storage temperature, T_{stg}		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.

(3) Input voltage at any terminal may exceed the voltage shown if the current at that pin is limited to 5 mA.

6.2 ESD Ratings

			VALUE	UNIT
INA21x, (VERSION A)				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
INA21x, (VERSIONS B AND C)				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CM}	Common-mode input voltage		12		V
V_S	Operating supply voltage		5		V
T_A	Operating free-air temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA21x		UNIT
		DCK (SC70)	RSW (UQFN)	
		6 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	227.3	107.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.5	56.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.1	18.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.6	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	70.4	18.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$

 INA210, INA213, INA214, and INA215: $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{REF}} = V_S / 2$, unless otherwise noted

 INA211 and INA212: $V_S = 12\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{REF}} = V_S / 2$, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V_{CM}	Common-mode input range	Version A $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.3		26	V
		Versions B and C $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.1		26	
CMRR	Common-mode rejection ratio	INA210, INA211, INA212, INA214, INA215 $V_{\text{IN}+} = 0\text{ V}$ to 26 V $V_{\text{SENSE}} = 0\text{ mV}$ $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	105	140		dB
		INA213 $V_{\text{IN}+} = 0\text{ V}$ to 26 V $V_{\text{SENSE}} = 0\text{ mV}$ $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	100	120		
V_{O}	Offset voltage, RTI ⁽¹⁾	INA210, INA211, INA212 $V_{\text{SENSE}} = 0\text{ mV}$		± 0.55	± 35	μV
		INA213 $V_{\text{SENSE}} = 0\text{ mV}$		± 5	± 100	
		INA214, INA215 $V_{\text{SENSE}} = 0\text{ mV}$		± 1	± 60	
dV_{OS}/dT	RTI vs temperature	$V_{\text{SENSE}} = 0\text{ mV}$ $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.1	0.5	$\mu\text{V}/^\circ\text{C}$
PSRR	RTI vs power supply ratio	$V_S = 2.7\text{ V}$ to 18 V $V_{\text{IN}+} = 18\text{ V}$ $V_{\text{SENSE}} = 0\text{ mV}$		± 0.1	± 10	$\mu\text{V}/\text{V}$
I_{IB}	Input bias current	$V_{\text{SENSE}} = 0\text{ mV}$	15	28	35	μA
I_{IO}	Input offset current	$V_{\text{SENSE}} = 0\text{ mV}$		± 0.02		μA
OUTPUT						
G	Gain	INA210			200	V/V
		INA211			500	
		INA212			1000	
		INA213			50	
		INA214			100	
		INA215			75	
E_{G}	Gain error	$V_{\text{SENSE}} = -5\text{ mV}$ to 5 mV $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (Versions A and B)		$\pm 0.02\%$	$\pm 1\%$	
		$V_{\text{SENSE}} = -5\text{ mV}$ to 5 mV $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ (Version C)		$\pm 0.02\%$	$\pm 0.5\%$	
	Gain error vs temperature	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		3	10	ppm/ $^\circ\text{C}$
	Nonlinearity error	$V_{\text{SENSE}} = -5\text{ mV}$ to 5 mV		$\pm 0.01\%$		
	Maximum capacitive load	No sustained oscillation		1		nF
VOLTAGE OUTPUT⁽²⁾						
	Swing to V_+ power-supply rail	$R_L = 10\text{ k}\Omega$ to GND $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$(V_+) - 0.05$	$(V_+) - 0.2$	V
	Swing to GND	$R_L = 10\text{ k}\Omega$ to GND $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$(V_{\text{GND}}) + 0.005$	$(V_{\text{GND}}) + 0.05$	V
FREQUENCY RESPONSE						
BW	Bandwidth	$C_{\text{LOAD}} = 10\text{ pF}$, INA210		14		kHz
		$C_{\text{LOAD}} = 10\text{ pF}$, INA211		7		
		$C_{\text{LOAD}} = 10\text{ pF}$, INA212		4		
		$C_{\text{LOAD}} = 10\text{ pF}$, INA213		80		
		$C_{\text{LOAD}} = 10\text{ pF}$, INA214		30		
		$C_{\text{LOAD}} = 10\text{ pF}$, INA215		40		
SR	Slew rate			0.4		V/ μs
NOISE, RTI⁽¹⁾						
	Voltage noise density			25		nV/ $\sqrt{\text{Hz}}$

(1) RTI = referred-to-input.

 (2) See Typical Characteristic curve, *Output Voltage Swing vs Output Current* (图 10).

Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $V_{\text{SENSE}} = V_{\text{IN}+} - V_{\text{IN}-}$

 INA210, INA213, INA214, and INA215: $V_S = 5\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{REF}} = V_S / 2$, unless otherwise noted

 INA211 and INA212: $V_S = 12\text{ V}$, $V_{\text{IN}+} = 12\text{ V}$, and $V_{\text{REF}} = V_S / 2$, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_S	Operating voltage range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2.7		26	V
I_Q	Quiescent current	$V_{\text{SENSE}} = 0\text{ mV}$		65	100	μA
	I_Q over temperature	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			115	μA
TEMPERATURE RANGE						
	Specified range		-40		125	$^\circ\text{C}$
	Operating range		-55		150	$^\circ\text{C}$
θ_{JA}	Thermal resistance	SC70		250		$^\circ\text{C}/\text{W}$
		Thin UQFN		80		$^\circ\text{C}/\text{W}$

6.6 Typical Characteristics

The INA210 is used for typical characteristics at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $V_{REF} = V_S / 2$, unless otherwise noted.




图 1. Input Offset Voltage Production Distribution




图 2. Offset Voltage vs Temperature




图 3. Common-Mode Rejection Production Distribution




图 4. Common-Mode Rejection Ratio vs Temperature




图 5. Gain Error Production Distribution




图 6. Gain Error vs Temperature

Typical Characteristics (接下页)

The INA210 is used for typical characteristics at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $V_{REF} = V_S / 2$, unless otherwise noted.






图 7. Gain vs Frequency




$V_S = 5\text{ V} + 250\text{-mV sine disturbance}$
 $V_{CM} = 0\text{ V}$ $V_{REF} = 2.5\text{ V}$ $V_{DIF} = \text{shorted}$

图 8. Power-Supply Rejection Ratio vs Frequency




$V_S = 5\text{ V}$ $V_{CM} = 1\text{ V sine}$ $V_{DIF} = \text{shorted}$
 $V_{REF} = 2.5\text{ V}$

图 9. Common-Mode Rejection Ratio vs Frequency




$V_S = 2.7\text{ V}$ $V_S = 2.7\text{ V}$ $V_S = 5\text{ V to } 26\text{ V}$
 $V_S = 2.7\text{ V to } 26\text{ V}$

图 10. Output Voltage Swing vs Output Current



$I_{B+}, I_{B-}, V_{REF} = 0\text{ V}$
 $I_{B+}, I_{B-}, V_{REF} = 2.5\text{ V}$

图 11. Input Bias Current vs Common-Mode Voltage With Supply Voltage = 5 V



$I_{B+}, I_{B-}, V_{REF} = 0\text{ V}$ $I_{B+}, I_{B-}, V_{REF} = 2.5\text{ V}$ $I_{B+}, V_{REF} = 2.5\text{ V}$

图 12. Input Bias Current vs Common-Mode Voltage With Supply Voltage = 0 V (Shutdown)

Typical Characteristics (接下页)

The INA210 is used for typical characteristics at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $V_{REF} = V_S / 2$, unless otherwise noted.




图 13. Input Bias Current vs Temperature




图 14. Quiescent Current vs Temperature




图 15. Input-Referred Voltage Noise vs Frequency




图 16. 0.1-Hz to 10-Hz Voltage Noise (Referred-To-Input)




图 17. Step Response (10-mV_{PP} Input Step)








图 18. Common-Mode Voltage Transient Response

Typical Characteristics (接下一页)

The INA210 is used for typical characteristics at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{IN+} = 12\text{ V}$, and $V_{REF} = V_S / 2$, unless otherwise noted.




7 Detailed Description

7.1 Overview

The INA21x are 26-V, common-mode, zero-drift topology, current-sensing amplifiers that can be used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V while the device can be powered from supply voltages as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 35 μV with a maximum temperature contribution of 0.5 $\mu\text{V}/^\circ\text{C}$ over the full temperature range of -40°C to $+125^\circ\text{C}$.

7.2 Functional Block Diagram




Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Basic Connections

图 23 shows the basic connections of the INA21x. Connect the input pins (IN+ and IN-) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.



Copyright © 2017, Texas Instruments Incorporated

图 23. Typical Application

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

On the RSW package options, two pins are provided for each input. Tie these pins together (that is, tie IN+ to IN+ and tie IN- to IN-).

7.3.2 Selecting R_S

The zero-drift offset performance of the INA21x offers several benefits. Most often, the primary advantage of the low offset characteristic enables lower full-scale drops across the shunt. For example, non-zero-drift current shunt monitors typically require a full-scale range of 100 mV.

The INA21x series gives equivalent accuracy at a full-scale range on the order of 10 mV. This accuracy reduces shunt dissipation by an order of magnitude with many additional benefits.

Alternatively, there are applications that must measure current over a wide dynamic range that can take advantage of the low offset on the low end of the measurement. Most often, these applications can use the lower gains of the INA213, INA214, or INA215 to accommodate larger shunt drops on the upper end of the scale. For instance, an INA213 operating on a 3.3-V supply can easily handle a full-scale shunt drop of 60 mV, with only 100 μ V of offset.

7.4 Device Functional Modes

7.4.1 Input Filtering

An obvious and straightforward filtering location is at the device output. However, this location negates the advantage of the low output impedance of the internal buffer. The only other filtering option is at the device input pins. This location, though, does require consideration of the $\pm 30\%$ tolerance of the internal resistances. [图 24](#) shows a filter placed at the inputs pins.




图 24. Filter at Input Pins

The addition of external series resistance, however, creates an additional error in the measurement so the value of these series resistors must be kept to $10\ \Omega$ (or less, if possible) to reduce impact to accuracy. The internal bias network shown in [图 24](#) present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed at the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using [公式 2](#) where the gain error factor is calculated using [公式 1](#).

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value as well as the internal input resistors, R_3 and R_4 (or R_{INT} as shown in [图 24](#)). The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. The equation used to calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given in [公式 1](#):

$$\text{Gain Error Factor} = \frac{(1250 \times R_{INT})}{(1250 \times R_S) + (1250 \times R_{INT}) + (R_S \times R_{INT})}$$

where:

- R_{INT} is the internal input resistor (R_3 and R_4), and
- R_S is the external series resistance.

(1)

Device Functional Modes (接下页)

With the adjustment factor from [公式 1](#), including the device internal input resistance, this factor varies with each gain version, as shown in [表 1](#). Each individual device gain error factor is shown in [表 2](#).

表 1. Input Resistance

PRODUCT	GAIN	R _{INT} (kΩ)
INA210	200	5
INA211	500	2
INA212	1000	1
INA213	50	20
INA214	100	10
INA215	75	13.3

表 2. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
INA210	$\frac{1000}{R_S + 1000}$
INA211	$\frac{10,000}{(13 \times R_S) + 10,000}$
INA212	$\frac{5000}{(9 \times R_S) + 5000}$
INA213	$\frac{20,000}{(17 \times R_S) + 20,000}$
INA214	$\frac{10,000}{(9 \times R_S) + 10,000}$
INA215	$\frac{8,000}{(7 \times R_S) + 8,000}$

The gain error that can be expected from the addition of the external series resistors can then be calculated based on [公式 2](#):


$$\text{Gain Error (\%)} = 100 - (100 \times \text{Gain Error Factor}) \quad (2)$$

For example, using an INA212 and the corresponding gain error equation from [表 2](#), a series resistance of 10 Ω results in a gain error factor of 0.982. The corresponding gain error is then calculated using [公式 2](#), resulting in a gain error of approximately 1.77% solely because of the external 10-Ω series resistors. Using an INA213 with the same 10-Ω series resistor results in a gain error factor of 0.991 and a gain error of 0.84% again solely because of these external resistors.

7.4.2 Shutting Down the INA21x Series

Although the INA21x series does not have a shutdown pin, the low power consumption of the device allows the output of a logic gate or transistor switch to power the INA21x. This gate or switch turns on and turns off the INA21x power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INA21x in shutdown mode, as shown in [图 25](#).



Copyright © 2017, Texas Instruments Incorporated

NOTE: 1-MΩ paths from shunt inputs to reference and INA21x outputs.

图 25. Basic Circuit for Shutting Down The INA21x With a Grounded Reference

Note that there is typically slightly more than 1-MΩ impedance (from the combination of 1-MΩ feedback and 5-kΩ input resistors) from each input of the INA21x to the OUT pin and to the REF pin. The amount of current flowing through these pins depends on the respective ultimate connection. For example, if the REF pin is grounded, the calculation of the effect of the 1-MΩ impedance from the shunt to ground is straightforward. However, if the reference or op amp is powered while the INA21x is shut down, the calculation is direct; instead of assuming 1 MΩ to ground, however, assume 1 MΩ to the reference voltage. If the reference or op amp is also shut down, some knowledge of the reference or op amp output impedance under shutdown conditions is required. For instance, if the reference source behaves as an open circuit when not powered, little or no current flows through the 1-MΩ path.


Regarding the 1-MΩ path to the output pin, the output stage of a disabled INA21x does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage present across a 1-MΩ resistor.

As a final note, when the device is powered up, there is an additional, nearly constant, and well-matched 25 μA that flows in each of the inputs as long as the shunt common-mode voltage is 3 V or higher. Below 2-V common-mode, the only current effects are the result of the 1-MΩ resistors.

7.4.3 REF Input Impedance Effects

As with any difference amplifier, the INA21x series common-mode rejection ratio is affected by any impedance present at the REF input. This concern is not a problem when the REF pin is connected directly to most references or power supplies. When using resistive dividers from the power supply or a reference voltage, the REF pin must be buffered by an op amp.

In systems where the INA21x output can be sensed differentially, such as by a differential input analog-to-digital converter (ADC) or by using two separate ADC inputs, the effects of external impedance on the REF input can be cancelled. [图 26](#) depicts a method of taking the output from the INA21x by using the REF pin as a reference.



Copyright © 2017, Texas Instruments Incorporated

图 26. Sensing the INA21x to Cancel the Effects of Impedance on the REF Input

7.4.4 Using The INA21x With Common-Mode Transients Above 26 V

With a small amount of additional circuitry, the INA21x series can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only zener diode or zener-type transient absorbers (sometimes referred to as *transzorb*s); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the zener; see [图 27](#). Keeping these resistors as small as possible is preferable, typically around 10 Ω. Larger values can be used with an effect on gain that is discussed in the [Input Filtering](#) section. Because this circuit limits only short-term transients, many applications are satisfied with a 10-Ω resistor along with conventional zener diodes of the lowest power rating that can be found. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




图 27. INA21x Transient Protection Using Dual Zener Diodes

In the event that low-power zeners do not have sufficient transient absorption capability and a higher power transzorb must be used, the most package-efficient solution then involves using a single transzorb and back-to-back diodes between the device inputs. The most space-efficient solutions are dual series-connected diodes in a single SOT-523 or SOD-523 package. This method is shown in 图 28. In either of these examples, the total board area required by the INA21x with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.





图 28. INA21x Transient Protection Using a Single Transzorb and Input Clamps

7.4.5 Improving Transient Robustness

Applications involving large input transients with excessive dV/dt above 2 kV per microsecond present at the device input pins may cause damage to the internal ESD structures on version A devices. This potential damage is a result of the internal latching of the ESD structure to ground when this transient occurs at the input. With significant current available in most current-sensing applications, the large current flowing through the input transient-triggered, ground-shorted ESD structure quickly results in damage to the silicon. External filtering can be used to attenuate the transient signal prior to reaching the inputs to avoid the latching condition. Care must be taken to ensure that external series input resistance does not significantly impact gain error accuracy. For accuracy purposes, keep these resistances under $10\ \Omega$ if possible. Ferrite beads are recommended for this filter because of their inherently low dc ohmic value. Ferrite beads with less than $10\ \Omega$ of resistance at dc and over $600\ \Omega$ of resistance at 100 MHz to 200 MHz are recommended. The recommended capacitor values for this filter are between $0.01\ \mu\text{F}$ and $0.1\ \mu\text{F}$ to ensure adequate attenuation in the high-frequency region. This protection scheme is shown in [Figure 29](#).



Copyright © 2017, Texas Instruments Incorporated

图 29. Transient Protection

To minimize the cost of adding these external components to protect the device in applications where large transient signals may be present, version B and C devices are now available with new ESD structures that are not susceptible to this latching condition. Version B and C devices are incapable of sustaining these damage-causing latched conditions so these devices do not have the same sensitivity to the transients that the version A devices have, thus making the version B and C devices a better fit for these applications.

8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA21x devices measure the voltage developed across a current-sensing resistor when current passes through the device. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed throughout this section.

8.2 Typical Applications

8.2.1 Unidirectional Operation



Copyright © 2017, Texas Instruments Incorporated

图 30. Unidirectional Application Schematic

8.2.1.1 Design Requirements

The device can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is configured. The most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground, as shown in 图 30. When the input signal increases, the output voltage at the OUT pin increases.

8.2.1.2 Detailed Design Procedure

The linear range of the output stage is limited in how close the output voltage can approach ground under zero input conditions. In unidirectional applications where measuring very low input currents is desirable, bias the REF pin to a convenient value above 50 mV to get the output into the linear range of the device. To limit common-mode rejection errors, TI recommends buffering the reference voltage connected to the REF pin.

A less frequently-used output biasing method is to connect the REF pin to the supply voltage, V+. This method results in the output voltage saturating at 200 mV below the supply voltage when no differential input signal is present. This method is similar to the output saturated low condition with no input signal when the REF pin is connected to ground. The output voltage in this configuration only responds to negative currents that develop negative differential input voltage relative to the device IN- pin. Under these conditions, when the differential input signal increases negatively, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed the device supply voltage.

Typical Applications (接下页)

8.2.1.3 Application Curve

An example output response of a unidirectional configuration is shown in 图 31. With the REF pin connected directly to ground, the output voltage is biased to this zero output level. The output rises above the reference voltage for positive differential input signals but cannot fall below the reference voltage for negative differential input signals because of the grounded reference voltage.





图 31. Unidirectional Application Output Response

Typical Applications (接下页)

8.2.2 Bidirectional Operation



Copyright © 2017, Texas Instruments Incorporated

图 32. Bidirectional Application Schematic

8.2.2.1 Design Requirements

The device is a bidirectional, current-sense amplifier capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flow-through resistor can change directions.

8.2.2.2 Detailed Design Procedure

The ability to measure this current flowing in both directions is enabled by applying a voltage to the REF pin, as shown in [图 32](#). The voltage applied to REF (V_{REF}) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above V_{REF} for positive differential signals (relative to the IN- pin) and responds by decreasing below V_{REF} for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to V_+ . For bidirectional applications, V_{REF} is typically set at midscale for equal signal range in both current directions. In some cases, however, V_{REF} is set at a voltage other than midscale when the bidirectional current and corresponding output signal do not need to be symmetrical.

8.2.2.3 Application Curve

An example output response of a bidirectional configuration is shown in [图 33](#). With the REF pin connected to a reference voltage (2.5 V in this case) the output voltage is biased upwards by this reference level. The output rises above the reference voltage for positive differential input signals and falls below the reference voltage for negative differential input signals.

Typical Applications (接下页)




图 33. Bidirectional Application Output Response

9 Power Supply Recommendations


The input circuitry of the INA21x can accurately measure beyond the power-supply voltage, V+. For example, the V+ power supply can be 5 V, whereas the load power-supply voltage can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the power-supply pin. Note also that the INA21x can withstand the full input signal range up to 26 V at the input pins, regardless of whether the device has power applied or not.

10 Layout

10.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause significant measurement errors.
- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 μF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

10.2 Layout Example



Copyright © 2017, Texas Instruments Incorporated

图 34. Recommended Layout

11 器件和文档支持

11.1 文档支持

中文档参考的固定文献编号

11.1.1 相关文档

相关文档如下：

- 《[INA210-215EVM 用户指南](#)》

11.2 相关链接

表 3 列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 3. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持与社区
INA210	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA211	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA212	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA213	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA214	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA215	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

11.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的**提醒我 (Alert me)** 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA210AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CET	Samples
INA210AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CET	Samples
INA210AIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	KNJ	Samples
INA210AIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(KNJ ~ NSJ)	Samples
INA210BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SED	Samples
INA210BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SED	Samples
INA210BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHQ	Samples
INA210BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHQ	Samples
INA210CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16B	Samples
INA210CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16B	Samples
INA210CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16C	Samples
INA210CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16C	Samples
INA211AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEU	Samples
INA211AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEU	Samples
INA211BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEE	Samples
INA211BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEE	Samples
INA211BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13Q	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA211BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13Q	Samples
INA211CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16D	Samples
INA211CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16D	Samples
INA211CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16U	Samples
INA211CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16U	Samples
INA212AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEV	Samples
INA212AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEV	Samples
INA212BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEC	Samples
INA212BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEC	Samples
INA212BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13U	Samples
INA212BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13U	Samples
INA212CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16E	Samples
INA212CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16E	Samples
INA212CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16V	Samples
INA212CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16V	Samples
INA213AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFT	Samples
INA213AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFT	Samples
INA213AIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	KPJ	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA213AIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	KPJ	Samples
INA213BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEF	Samples
INA213BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEF	Samples
INA213BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHT	Samples
INA213BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHT	Samples
INA213CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16F	Samples
INA213CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16F	Samples
INA213CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16W	Samples
INA213CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16W	Samples
INA214AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFV	Samples
INA214AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFV	Samples
INA214AIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	KRJ	Samples
INA214AIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	KRJ	Samples
INA214BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEA	Samples
INA214BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEA	Samples
INA214BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHU	Samples
INA214BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHU	Samples
INA214CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16G	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA214CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	16G	Samples
INA214CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16X	Samples
INA214CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16X	Samples
INA215AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SME	Samples
INA215AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SME	Samples
INA215BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13S	Samples
INA215BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13S	Samples
INA215BIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13R	Samples
INA215BIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	13R	Samples
INA215CIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	17K	Samples
INA215CIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	17K	Samples
INA215CIRSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	16Z	Samples
INA215CIRSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	16Z	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA212, INA214 :

- Automotive: [INA212-Q1](#), [INA214-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA210AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA210AIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA210AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA210AIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA210AIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA210AIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA210BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA210BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA210BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA210BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA210CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA210CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA211AIDCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
INA211AIDCKT	SC70	DCK	6	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
INA211AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA211BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA211BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA211BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA211BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA211CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA211CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA212AIDCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
INA212BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA212BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA212BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA212BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA212CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA212CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213AIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA213AIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA213AIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA213AIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA213BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA213BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA213CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA213CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA214AIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214AIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA214AIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA214AIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA214BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA214BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA214CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA214CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA215AIDCKR	SC70	DCK	6	3000	178.0	8.4	2.4	2.5	1.2	4.0	8.0	Q3
INA215AIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA215BIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA215BIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA215BIRSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA215BIRSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA215CIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA215CIDCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA210AIDCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA210AIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA210AIDCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA210AIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA210AIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA210AIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA210BIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA210BIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA210BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA210BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA210CIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA210CIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA211AIDCKR	SC70	DCK	6	3000	223.0	270.0	35.0
INA211AIDCKT	SC70	DCK	6	250	223.0	270.0	35.0
INA211AIDCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA211BIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA211BIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA211BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA211BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA211CIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA211CIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA212AIDCKR	SC70	DCK	6	3000	223.0	270.0	35.0
INA212BIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA212BIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA212BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA212BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA212CIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA212CIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA213AIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA213AIDCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA213AIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA213AIDCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA213AIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA213AIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA213BIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA213BIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA213BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA213BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA213CIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA213CIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA214AIDCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA214AIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA214AIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA214AIDCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA214AIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA214AIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA214BIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA214BIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA214BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA214BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA214CIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA214CIDCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA215AIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA215AIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA215BIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA215BIDCKT	SC70	DCK	6	250	340.0	340.0	38.0
INA215BIRSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA215BIRSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA215CIDCKR	SC70	DCK	6	3000	340.0	340.0	38.0
INA215CIDCKT	SC70	DCK	6	250	340.0	340.0	38.0


RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD




Bottom View

4208097/C 07/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-lead) package configuration.
-  This package complies to JEDEC MO-288 variation UDEE, except minimum package height.

RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司