Power MOSFET 25 V, 73 A, Single N–Channel, DPAK/IPAK

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- VCORE Applications
- DC-DC Converters
- High/Low Side Switching

MAXIMUM RATINGS ($I_J = 25^{\circ}C$ unless otherwise stated)					
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	25	V
Gate-to-Source Vol	tage		V _{GS}	±20	V
Continuous Drain Current R _{θJA}		$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I _D	14 10.9	A
(Note 1) Power Dissipation R _{0JA} (Note 1)		T _A = 25°C	P _D	2.0	W
Continuous Drain Current $R_{\theta JA}$		$T_A = 25^{\circ}C$	ID	11.2	A
(Note 2)	ote 2) Steady T			8.7	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T _A = 25°C	PD	1.3	W
Continuous Drain Current R _{θJC} (Note 1)		$T_{\rm C} = 25^{\circ}{\rm C}$ $T_{\rm C} = 85^{\circ}{\rm C}$	Ι _D	73 56	A
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	54.5	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	146	A
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	45	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to +175	°C
Source Current (Body Diode)			۱ _S	45	Α
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, I _L = 15 A _{pk} , L = 1.0 mH, R _G = 25 Ω)			EAS	112.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
25 V	$6.2~\mathrm{m}\Omega$ @ 10 V	73 A
23 V	9.3 mΩ @ 4.5 V	734



N-CHANNEL MOSFET







ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.75	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	73.5	
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	116	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.


ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 µA		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				22		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$			1.0	
		V _{DS} = 20 V	T _J = 125°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.45		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		5.2	6.2	
		V _{GS} = 4.5 V	I _D = 30 A		7.3	9.3	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 1.5 V, I _E	₀ = 15 A		55		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	V_{GS} = 0 V, f = 1.0 MHz, V_{DS} = 12 V			1563		pF
Output Capacitance	C _{OSS}				405		
Reverse Transfer Capacitance	C _{RSS}				200		
Total Gate Charge	Q _{G(TOT)}				12.8	19.2	1
Threshold Gate Charge	Q _{G(TH)}				1.3		nC
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, V _{DS} = 1	5 V, I _D = 30 A		4.7		
Gate-to-Drain Charge	Q _{GD}				5.2		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 1	5 V, I _D = 30 A		25.7		nC
SWITCHING CHARACTERISTICS (Note 4)						
Turn-On Delay Time	t _{d(ON)}				12.6		
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I _D = 15 A, R _G = 3.0 Ω			20.2		ns
Turn-Off Delay Time	t _{d(OFF)}				16.4		
Fall Time	t _f				5.1		
Turn-On Delay Time	t _{d(ON)}				7.7		
Rise Time	t _r	V_{GS} = 11.5 V, V_{DS} = 15 V, I _D = 15 A, R _G = 3.0 Ω			17.3		1
Turn-Off Delay Time	t _{d(OFF)}				23.8		ns
Fall Time	t _f				2.8		1


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACT	ERISTICS	•					
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V_{.}$ $T_{J} = 25^{\circ}$	$T_J = 25^{\circ}C$		0.87	1.2	v
		V _{GS} = 0 V, I _S = 30 A	T _J = 125°C		0.73		
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/μs, I _S = 30 A			11.6		ns
Charge Time	t _a				7.8		
Discharge Time	t _b				3.7		
Reverse Recovery Charge	Q _{RR}				3.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S	T _A = 25°C			2.49		nH
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D				1.88		
Gate Inductance	L _G				3.46		1
Gate Resistance	R _G				0.7		Ω

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response


ORDERING INFORMATION

Device	Package	Shipping [†]
NTD4858NT4G	DPAK (Pb–Free)	2500 / Tape & Reel
NTD4858N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4858N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA-01 **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 - - PLANE H.

	INCHES		MILLIMETER		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
c	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
ш	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020 BSC		0.51 BSC		
٢З	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		

6.17 1.60 0.228 0.063 0.243 $\left(\frac{mm}{inches}\right)$ SCALE 3:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



- 1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30mm FROM TERMINAL TIP. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.19	2.38				
A1	0.46	0.60				
A2	0.87	1.10				
b	0.69	0.89				
b1	0.77	1.10				
D	5.97	6.22				
D2	4.80					
Е	6.35	6.73				
E2	4.57	5.45				
E3	4.45	5.46				
е	2.28 BSC					
L	3.40	3.60				
L1		2.10				
L2	0.89	1.27				

INCHES

0.245

0.045

0.215

DRAIN 4.

MILLIMETERS

MIN MAX

2 29 BSC

6.35

6.73

2.38

0.88

1.14

1.01

0.58

9.65

5.45

1.01

1.27

0.58

5.97

6.35

2.19

0.69

0.46

0.94

0.87

0.46

4.45

0.89

3.93

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical expents. SCILLC does not convey any license under its patent rights on the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for experience intended to rejustable the upport or existing life or customer application by Customer's technical expents. ScilLC products are not designed, intended, or authorized for science and activation when the obdiv or other application by customer is not activation when the obdiver of the application is and activation when the obdiver of the application is parameters when the results life or for any other customer application by Customer's technical expents. ScilLC products are not designed, intended, or authorized for use as components in systems intended for science that application the results life or for any attract application is producted and the results of the results life or for any attract application is by the results of the results life or for any attract application application application application application application application application application applicating the preduct application application application surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

For additional information, please contact your local Sales Representative