


Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	500			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.85		
Q _g (Max.) (nC)	63			
Q _{gs} (nC)	9.3			
Q _{gd} (nC)	32			
Configuration	Single			



FEATURES

- Surface Mount
- · Available in Tape and Reel
- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirement
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SMD-220 is a surface mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION				
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	
Lead (Pb)-free	IRF840SPbF	IRF840STRLPbFa	IRF840STRRPbFa	
	SiHF840S-E3	SiHF840STL-E3a	SiHF840STR-E3 ^a	
SnPb	IRF840S	IRF840STRaL	IRF840STR ^a	
	SiHF840S	SiHF840STL ^a	SiHF840STR ^a	

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	$_{\rm C}$ = 25 $^{\circ}$ C, unless otherw	rise noted		
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V_{DS}	500	V	
Gate-Source Voltage	V_{GS}	± 20	7 v	
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 ^{\circ}C$	I _D	8.0	А
	V_{GS} at 10 $V_{C} = 100 ^{\circ}C$		5.1	
Pulsed Drain Current ^a	I _{DM}	32		
Linear Derating Factor		1.0	W/°C	
Linear Derating Factor (PCB Mount)e		0.025] **/ C	
Single Pulse Avalanche Energy ^b	E _{AS}	510	mJ	
Avalanche Current ^a	I _{AR}	8.0	Α	
Repetiitive Avalanche Energy ^a		E _{AR}	13	mJ
Maximum Power Dissipation	T _C = 25 °C	Б	125	
Maximum Power Dissipation (PCB Mount)e	T _A = 25 °C	P _D 3.1		W
Peak Diode Recovery dV/dtc	dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Rang	T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s	300 ^d		1

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD}=50~V$, starting $T_J=25~^{\circ}C$, L=14~mH, $R_G=25~\Omega$, $I_{AS}=8.0~\text{A}$ (see fig. 12). c. $I_{SD}\leq 8.0~\text{A}$, $dI/dt\leq 100~\text{A}/\mu\text{s}$, $V_{DD}\leq V_{DS}$, $T_J\leq 150~^{\circ}C$.

- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRF840S, SiHF840S

Vishay Siliconix



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} :	500	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.78	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	$V_{DS} = V_{GS}, I_D = 250 \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V		-	± 100	nA
Zero Gate Voltage Drain Current	1	V _{DS} = 500 V, V _{GS} = 0 V		-	-	25	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 \	V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.8 A ^b	-	-	0.85	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 4.8 A ^b		4.9	-	-	S
Dynamic							
Input Capacitance	C _{iss}		V _{GS} = 0 V,		1300	-	
Output Capacitance	C _{oss}	$V_{DS} = 25 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		-	310	-	pF
Reverse Transfer Capacitance	C _{rss}			-	120	-	
Total Gate Charge	Qg			-	-	63	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 8.0 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 ^b		-	9.3	nC
Gate-Drain Charge	Q_{gd}		gr c ama re	-	-	32	
Turn-On Delay Time	t _{d(on)}			-	14	-	
Rise Time	t _r	$V_{DD} = 250 \text{ V}, I_D = 8.0 \text{ A},$ $R_G = 9.1 \ \Omega, \ R_D = 31 \ \Omega, \ \text{see fig. } 10^b$		-	23	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	49	-	
Fall Time	t _f			-	20	-	
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	الم
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.0	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	32	_^
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 8.0 A, V _{GS} = 0 V ^b		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 8.0 A, dI/dt = 100 A/μs ^b		-	460	970	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	4.2	8.9	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D				 ∟ _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_{C} = 150 $^{\circ}C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix










Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91071.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com