



Sample &

Buy





#### SN54HC273, SN74HC273

SCLS136E - DECEMBER 1982-REVISED JULY 2016

(1)

# SNx4HC273 Octal D-Type Flip-Flops With Clear

#### 1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption, 80-µA Maximum I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1-µA Maximum
- Contain Eight Flip-Flops With Single-Rail Outputs
- **Direct Clear Input**
- Individual Data Input to Each Flip-Flop
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

#### 2 Applications

- **Buffer or Storage Registers**
- Shift Registers
- Pattern Generators

## 3 Description

The SNx4HC273 devices are positive-edge-triggered D-type flip-flops with a direct active low clear ( $\overline{CLR}$ ) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

. .

Device Information <sup>(1)</sup>								
PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)						
SN54HC273J	CDIP (20)	24.20 mm × 6.92 mm						
SN54HC273W	CFP (20)	13.09 mm × 6.92 mm						
SN54HC273FK	LCCC (20)	8.89 mm × 8.89 mm						
SN74HC273D	SOIC (20)	12.80 mm × 7.50 mm						
SN74HC273DB	SSOP (20)	7.20 mm × 5.30 mm						
SN74HC273NS	SO (20)	12.60 mm × 5.30 mm						
SN74HC273N	PDIP (20)	24.33 mm × 6.35 mm						
SN74HC273PW	TSSOP (20)	6.50 mm × 4.40 mm						

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Copyright © 2016, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

1	Features 1
2	Applications 1
3	Description1
4	Revision History 2
5	Pin Configuration and Functions
6	Specifications
	6.1 Absolute Maximum Ratings 4
	6.2 ESD Ratings – SN74HC273 4
	6.3 Recommended Operating Conditions 4
	6.4 Thermal Information 5
	6.5 Electrical Characteristics 5
	6.6 Electrical Characteristics – SN54HC273 5
	6.7 Electrical Characteristics – SN74HC273 6
	6.8 Timing Requirements 6
	6.9 Timing Requirements – SN54HC2737
	6.10 Timing Requirements – SN74HC2737
	6.11 Switching Characteristics 8
	6.12 Switching Characteristics – SN54HC273 8
	6.13 Switching Characteristics – SN74HC273
	6.14 Operating Characteristics
	6.15 Typical Characteristics 9
7	Parameter Measurement Information 10

8	Deta	iled Description 11
	8.1	Overview 11
	8.2	Functional Block Diagram 11
	8.3	Feature Description 11
	8.4	Device Functional Modes 11
9	App	lication and Implementation 12
	9.1	Application Information 12
	9.2	Typical Application 12
10		ver Supply Recommendations 13
11		out
	11.1	Layout Guidelines 13
	11.2	Layout Example 13
12		ice and Documentation Support 14
	12.1	
	12.2	Related Links 14
	12.3	Receiving Notification of Documentation Updates 14
	12.4	Community Resources 14
	12.5	Trademarks 14
	12.6	Electrostatic Discharge Caution 14
	12.7	
13	Мес	hanical, Packaging, and Orderable
		rmation 14

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Revision D (August 2003) to Revision E

•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Removed Ordering Information table, see POA at the end of the data sheet	1
•	Added Military Disclaimer to Features	1
•	Changed R <sub>0JA</sub> for DB package from 70°C/W : to 90.3°C/W	5
•	Changed R <sub>0JA</sub> for DW package from 58°C/W : to 77.4°C/W	5
•	Changed R <sub>0JA</sub> for N package from 69°C/W : to 45.1°C/W	5
•	Changed R <sub>0JA</sub> for NS package from 60°C/W : to 72.6°C/W	5
•	Changed $R_{\theta JA}$ for PW package from 83°C/W : to 98.3°C/W	5



#### SN54HC273, SN74HC273 SCLS136E – DECEMBER 1982–REVISED JULY 2016

## 5 Pin Configuration and Functions



### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	CLR	I	Active low clear input
2	1Q	0	Output 1
3	1D	I	Input 1
4	2D	I	Input 2
5	2Q	0	Output 2
6	3Q	0	Output 3
7	3D	I	Input 3
8	4D	I	Input 4
9	4Q	0	Output 4
10	GND	—	Ground
11	CLK	I	Clock input
12	5Q	0	Output 5
13	5D	I	Input 5
14	6D	I	Input 6
15	6Q	0	Output 6
16	7Q	0	Output 7
17	7D	I	Input 7
18	8D	I	Input 8
19	8Q	0	Output 8
20	V <sub>CC</sub>		Power

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0$ or $V_{I} > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings – SN74HC273

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5	6	V	
		$V_{CC} = 2 V$	1.5				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V	
	/ <sub>IH</sub> High-level input voltage / <sub>IL</sub> Low-level input voltage / <sub>1</sub> Input voltage / <sub>O</sub> Output voltage .t/Δv Input transition rise and fall time	$V_{CC} = 6 V$	4.2				
		$V_{CC} = 2 V$			0.5		
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V	
		$V_{CC} = 6 V$			1.8		
VI	Input voltage		0		V <sub>CC</sub>	V	
Vo	Output voltage		0		V <sub>CC</sub>	V	
		$V_{CC} = 2 V$			1000		
$\Delta t / \Delta v$	Input transition rise and fall time	$V_{CC} = 4.5 V$			500	ns	
		$V_{CC} = 6 V$			400		
т	Operating free air temperature	SN54HC273	-55		125	°C	
T <sub>A</sub>	Operating nee-air temperature	SN74HC273	-40		85		

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74HC273					
		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	90.3	77.4	45.1	72.6	98.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.7	42.8	31.1	38.9	33.3	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	45.5	45.2	26	40.1	49.3	°C/W
ΨJT	Junction-to-top characterization parameter	17.7	16.7	16.6	15.7	2	°C/W
ΨJB	Junction-to-board characterization parameter	45.1	44.7	25.9	39.7	48.7	°C/W

For more information about traditional and new thermal metrics, see *Semiconductor and IC Package Thermal Metrics*.
 The package thermal impedance is calculated in accordance with JESD 51-7.

## 6.5 Electrical Characteristics

### $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			$V_{CC} = 2 V$	1.9	1.998		
		I <sub>OH</sub> = -20 μA	$V_{CC} = 4.5 V$	4.4	4.499		
V <sub>OH</sub>	$V_I = V_{IH} \text{ or } V_{IL}$		$V_{CC} = 6 V$	5.9	5.999		V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5$	V	3.98	4.3		
		$I_{OH} = -5.2 \text{ mA}, \text{ V}_{CC} = 6$	$I_{OH} = -5.2 \text{ mA}, V_{CC} = 6 \text{ V}$		5.8		
			V <sub>CC</sub> = 2 V		0.002	0.1	
	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	V <sub>CC</sub> = 4.5 V		0.001	0.1	
V <sub>OL</sub>			V <sub>CC</sub> = 6 V		0.001	0.1	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$	I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = 4.5 V		0.17	0.26	
		$I_{OL} = 5.2 \text{ mA}, V_{CC} = 6 \text{ V}$	/		0.15	0.26	
l <sub>l</sub>	$V_{I} = V_{CC} \text{ or } 0, V_{CC} = 6$	$V_{1} = V_{CC} \text{ or } 0, V_{CC} = 6 \text{ V}$			±0.1	±100	nA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0,$	$V_{CC} = 6 V$				8	μA
C <sub>i</sub>	$V_{CC} = 2 V$ to 6 V				3	10	pF

## 6.6 Electrical Characteristics – SN54HC273

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			$V_{CC} = 2 V$	1.9			
		I <sub>OH</sub> = -20 μA	$V_{CC} = 4.5 V$	4.4			
V <sub>OH</sub>	$V_I = V_{IH} \text{ or } V_{IL}$		$V_{CC} = 6 V$	5.9			V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.$	5 V	3.7			
		$I_{OH}$ = -5.2 mA, $V_{CC}$ =	6 V	5.2		0.1	
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	$V_{CC} = 2 V$			0.1	
			V <sub>CC</sub> = 4.5 V			0.1	V
V <sub>OL</sub>			V <sub>CC</sub> = 6 V			0.1	
		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5$	I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = 4.5 V			0.4	
		$I_{OL} = 5.2 \text{ mA}, V_{CC} = V$	I <sub>OL</sub> = 5.2 mA, V <sub>CC</sub> = V			0.4	
l <sub>l</sub>	$V_{I} = V_{CC} \text{ or } 0, V_{CC} = 0$	6 V	,			±1000	nA
Icc	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0,$	V <sub>CC</sub> = 6 V				160	μA
Ci	V <sub>CC</sub> = 2 V to 6 V					10	pF

### SN54HC273, SN74HC273

SCLS136E - DECEMBER 1982 - REVISED JULY 2016

www.ti.com

STRUMENTS

**EXAS** 

## 6.7 Electrical Characteristics – SN74HC273

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2 V	1.9			
		I <sub>OH</sub> = -20 μA	$V_{CC} = 4.5 V$	4.4			
V <sub>OH</sub>	$V_I = V_{IH} \text{ or } V_{IL}$		V <sub>CC</sub> = 6 V	5.9			V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5$	V	3.84			
		$I_{OH} = -5.2 \text{ mA}, V_{CC} = 6$	V	5.34			
	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	$V_{CC} = 2 V$			0.1	
			$V_{CC} = 4.5 V$			0.1	
V <sub>OL</sub>			$V_{CC} = 6 V$			0.1	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$	$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.33	
		$I_{OL} = 5.2 \text{ mA}, V_{CC} = 6 \text{ V}$	/			0.33	
l <sub>l</sub>	$V_I = V_{CC} \text{ or } 0, V_{CC} = 0$	6 V				±1000	nA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0,$	$V_{CC} = 6 V$				80	μA
Ci	$V_{CC} = 2 V \text{ to } 6 V$					10	pF

## 6.8 Timing Requirements

				MIN	MAX	UNIT	
			$V_{CC} = 2 V$		5		
f <sub>clock</sub>	Clock frequency		$V_{CC} = 4.5 V$		27	MHz	
			$V_{CC} = 6 V$		32		
			$V_{CC} = 2 V$	80			
		CLR low	$V_{CC} = 4.5 V$	16			
	Pulse duration		$V_{CC} = 6 V$	14		20	
t <sub>w</sub>	Fuise duration		$V_{CC} = 2 V$	80		ns	
		CLK high or low	$V_{CC} = 4.5 V$	16			
			$V_{CC} = 6 V$	14			
			$V_{CC} = 2 V$	100			
		Data	$V_{CC} = 4.5 V$	20			
	Catura timas hafana OLIKA		$V_{CC} = 6 V$	17			
t <sub>su</sub>	Setup time before CLK↑		$V_{CC} = 2 V$	100		ns	
		CLR inactive	$V_{CC} = 4.5 V$	20			
			$V_{CC} = 6 V$	17			
			$V_{CC} = 2 V$	0			
t <sub>h</sub>	Hold time, data after CLK↑		$V_{CC} = 4.5 V$	0		ns	
			$V_{CC} = 6 V$	0			

Copyright © 1982–2016, Texas Instruments Incorporated



## 6.9 Timing Requirements – SN54HC273

over recommended operating free-air temperature range (unless otherwise noted)

				MIN MAX	UNIT	
			$V_{CC} = 2 V$	4		
f <sub>clock</sub>	Clock frequency		$V_{CC} = 4.5 V$	18	MHz	
	Pulse duration		$V_{CC} = 6 V$	21		
			$V_{CC} = 2 V$	120		
		CLR low	$V_{CC} = 4.5 V$	24		
•	Pulse duration		$V_{CC} = 6 V$	20		
t <sub>w</sub>			$V_{CC} = 2 V$	120	ns	
		CLK high or low	$V_{CC} = 4.5 V$	24		
			$V_{CC} = 6 V$	20		
		Data	$V_{CC} = 2 V$	150		
			$V_{CC} = 4.5 V$	30		
	Satur time before CLKA		$V_{CC} = 6 V$	25	-	
t <sub>su</sub>			$V_{CC} = 2 V$	150	ns	
		CLR inactive	$V_{CC} = 4.5 V$	30		
			$V_{CC} = 6 V$	25		
			$V_{CC} = 2 V$	0		
t <sub>h</sub>	Hold time, data after CLK↑		$V_{CC} = 4.5 V$	0	ns	
			$V_{CC} = 6 V$	0		

## 6.10 Timing Requirements – SN74HC273

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT		
			$V_{CC} = 2 V$		4			
f <sub>clock</sub>	Clock frequency		$V_{CC} = 4.5 V$		21	MHz		
	Pulse duration		$V_{CC} = 6 V$		25			
			$V_{CC} = 2 V$	100				
		CLR low	$V_{CC} = 4.5 V$	20				
	w Pulse duration		$V_{CC} = 6 V$	17				
t <sub>w</sub>	Pulse duration		$V_{CC} = 2 V$	100		ns		
		CLK high or low	$V_{CC} = 4.5 V$	20				
			V <sub>CC</sub> = 6 V					
			$V_{CC} = 2 V$	125				
		Data	$V_{CC} = 4.5 V$	25				
	Catur time hafana Ol Ka		$V_{CC} = 6 V$	21				
t <sub>su</sub>	Setup time before CLKT		$V_{CC} = 2 V$	125		ns		
		CLR inactive	$V_{CC} = 4.5 V$	25				
			$V_{CC} = 6 V$	21				
			$V_{CC} = 2 V$	0				
t <sub>h</sub>	Hold time, data after CLK↑		$V_{CC} = 4.5 V$	0		ns		
			$V_{CC} = 6 V$	0		ĺ		

### SN54HC273, SN74HC273

SCLS136E - DECEMBER 1982 - REVISED JULY 2016

www.ti.com

STRUMENTS

EXAS

### 6.11 Switching Characteristics

 $T_A = 25^{\circ}C$  and  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 2)

PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
		$V_{CC} = 2 V$	5	11		
f <sub>max</sub>		$V_{CC} = 4.5 V$	27	50		MHz
		$V_{CC} = 6 V$	32	60		
t <sub>PHL</sub>		$V_{CC} = 2 V$		55	160	
	From CLR (input) to any (output)	$V_{CC} = 4.5 V$		15	32	ns
		$V_{CC} = 6 V$		12	27	
		$V_{CC} = 2 V$		56	160	
t <sub>pd</sub>	From CLK (input) to any (output)	$V_{CC} = 4.5 V$		15	32	ns
		$V_{CC} = 6 V$		13	27	
t <sub>t</sub>		$V_{CC} = 2 V$		38	75	
	To any (output)	$V_{CC} = 4.5 V$		8	15	ns
		$V_{CC} = 6 V$		6	13	

## 6.12 Switching Characteristics – SN54HC273

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 2)

PARAMETER	TEST COND	ITIONS	MIN	MAX	UNIT	
		$V_{CC} = 2 V$	4			
f <sub>max</sub>		$V_{CC} = 4.5 V$	18		MHz	
		$V_{CC} = 6 V$	21			
t <sub>PHL</sub>		$V_{CC} = 2 V$		240		
	From CLR (input) to any (output)	V <sub>CC</sub> = 4.5 V		48	ns	
		$V_{CC} = 6 V$		41		
		$V_{CC} = 2 V$		240		
t <sub>pd</sub>	From CLK (input) to any (output)	$V_{CC} = 4.5 V$		48	ns	
		$V_{CC} = 6 V$		41		
		$V_{CC} = 2 V$		110		
tt	To any (output)	V <sub>CC</sub> = 4.5 V		22	ns	
		$V_{CC} = 6 V$		19		

## 6.13 Switching Characteristics – SN74HC273

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 2)


PARAMETER	TEST CONDI	TIONS	MIN	MAX	UNIT
		$V_{CC} = 2 V$	4		
f <sub>max</sub>		$V_{CC} = 4.5 V$	21		MHz
		$V_{CC} = 6 V$	25		
		$V_{CC} = 2 V$		200	
t <sub>PHL</sub>	From $\overline{\text{CLR}}$ (input) to any (output)	$V_{CC} = 4.5 V$		40	ns
		$V_{CC} = 6 V$		34	
		$V_{CC} = 2 V$		200	
t <sub>pd</sub>	From CLK (input) to any (output)	$V_{CC} = 4.5 V$		40	ns
		$V_{CC} = 6 V$		34	
		$V_{CC} = 2 V$		95	
t <sub>t</sub>	To any (output)	$V_{CC} = 4.5 V$		19	ns
		$V_{CC} = 6 V$		16	



## 6.14 Operating Characteristics


$T_A = 2$	25°C			
	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load	35	pF

## 6.15 Typical Characteristics






## 7 Parameter Measurement Information



- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.






## 8 Detailed Description

## 8.1 Overview

The SNx4HC273 contains eight flip-flops with single-rail outputs with individual data input to each flip-flop. The outputs can drive up to 10 LSTTL loads. The device has direct active low clear input.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

The SNx4HC273 has low power consumption with a maximum <sub>CC</sub> of 80  $\mu$ A. The typical t<sub>pd</sub> for the SNx4HC273 is 12 ns and the output drive is ±4 mA at 5 V. The SNx4HC273 also has very low input current, with the maximum set at 1  $\mu$ A.

## 8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC273.

#### Table 1. Function Table (Each Flip-Flop)

	INPUTS								
CLR	CLK	D	Q						
L	Х	Х	L						
н	↑	Н	н						
н	↑	L	L						
Н	L	Х	Q <sub>0</sub>						



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SNx4HC273 is octal D Flip flop with active low clear input. It has low input current and low power consumption. The D flip-flop can be used as a Toggle flip flop using an XOR gate at the input. The output toggles from the previous state whenever the T input is high.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### 9.2.1 Design Requirements

This SNx4Hc273 device uses CMOS technology and has balanced output drive.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - Rise time and fall time specifications: see ( $\Delta t/\Delta V$ ) in *Recommended Operating Conditions*.
  - Specified high and low levels: see (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*.
  - Inputs are not overvoltage tolerant and must not be above any valid V<sub>CC</sub> as per *Recommended Operating Conditions*.
- 2. Absolute maximum output conditions:
  - Continuous output currents must not exceed (I<sub>O</sub> max) per output and must not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings*.
  - Outputs must not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

### 9.2.3 Application Curve




Figure 3. Max Transition Time vs V<sub>CC</sub>

## **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V<sub>CC</sub> pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple V<sub>CC</sub> pins, TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

## 11 Layout

#### **11.1 Layout Guidelines**

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that must be applied to any particular unused input depends on the function of the device.
- Generally they are tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient.

## 11.2 Layout Example



Figure 4. SNx4HC273 Layout

TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following: Implications of Slow or Floating CMOS Inputs

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC273	Click here	Click here	Click here	Click here	Click here
SN74HC273	Click here	Click here	Click here	Click here	Click here

#### Table 2. Related Links

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **12.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



17-Mar-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8409901VRA	ACTIVE	CDIP	J	20	1	TBD	(6) A42	N / A for Pkg Type		(4/5) 5962-8409901VR A SNV54HC273J	Samples
5962-8409901VSA	ACTIVE	CFP	W	20	25	TBD	A42	N / A for Pkg Type		5962-8409901VS A SNV54HC273W	Samples
84099012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84099012A SNJ54HC 273FK	Samples
8409901RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409901RA SNJ54HC273J	Samples
8409901SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409901SA SNJ54HC273W	Samples
JM38510/65601BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65601BRA	Samples
JM38510/65601BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65601BSA	Samples
M38510/65601BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65601BRA	Samples
M38510/65601BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65601BSA	Samples
SN54HC273J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC273J	Samples
SN74HC273DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HC273	Samples



## PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74HC273DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC273N	Samples
SN74HC273NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC273N	Samples
SN74HC273NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SNJ54HC273FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84099012A SNJ54HC 273FK	Samples
SNJ54HC273J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409901RA SNJ54HC273J	Samples
SNJ54HC273W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409901SA SNJ54HC273W	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC273, SN54HC273-SP, SN74HC273 :

Catalog: SN74HC273, SN54HC273

Automotive: SN74HC273-Q1, SN74HC273-Q1

- Military: SN54HC273
- Space: SN54HC273-SP

NOTE: Qualified Version Definitions:





17-Mar-2017

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273DWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC273PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

7-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC273DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HC273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC273DWR	SOIC	DW	20	2000	600.0	144.0	84.0
SN74HC273DWRG4	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC273NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC273PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74HC273PWT	TSSOP	PW	20	250	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.




## DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated