

Sample &

Buy



LMZ10500

Reference

Design

#### SNVS723F-OCTOBER 2011-REVISED FEBRUARY 2015

Support &

Community

# LMZ10500 650-mA SIMPLE SWITCHER® Nano Module With 5.5-V Maximum Input Voltage

Technical

Documents

## 1 Features

- Output Current Up to 650 mA
- Input Voltage Range 2.7 V to 5.5 V
- Output Voltage Range 0.6 V to 3.6 V
- Efficiency up to 95%
- Integrated Inductor
- 8-Pin LLP Footprint
- –40°C to 125°C Junction Temperature Range
- Adjustable Output Voltage
- 2.0-MHz Fixed PWM Switching Frequency
- Integrated Compensation
- Soft-Start Function
- Current Limit Protection
- Thermal Shutdown Protection
- Input Voltage UVLO for Power-Up, Power-Down, and Brown-Out Conditions
- Only 5 External Components Resistor Divider and 3 Ceramic Capacitors
- Small Solution Size
- Low Output Voltage Ripple
- Easy Component Selection and Simple PCB Layout
- High Efficiency Reduces System Heat Generation



## 2 Applications

Tools &

Software

- Point of Load Conversions from 3.3-V and 5-V Rails
- Space Constrained Applications
- Low Output Noise Applications
- Quick Links to Reference Designs:  $V_{OUT} = 1.2 V, V_{OUT} = 1.8 V,$  $V_{OUT} = 2.5 V, V_{OUT} = 3.3 V$

## **3** Description

The LMZ10500 SIMPLE SWITCHER<sup>®</sup> nano module is an easy-to-use step-down DC-DC solution capable of driving up to 650 mA load in space-constrained applications. Only an input capacitor, an output capacitor, a small  $V_{CON}$  filter capacitor, and two resistors are required for basic operation. The nano module comes in an 8-pin LLP footprint package with an integrated inductor. Internal current limit based soft-start function, current overload protection, and thermal shutdown are also provided.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMZ10500	uSiP (8)	3.00 mm x 2.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



# Radiated EMI (CISPR22) $V_{IN} = 5.0 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 650 \text{ mA}$

## **Table of Contents**

Fea	tures 1	8	Application and
Арр	lications 1		8.1 Application In
Des	cription1		8.2 Typical Appli
Rev	ision History2	9	Power Supply F
Pin	Configuration and Functions		9.1 Voltage Ran
Spe	cifications		9.2 Current Cap
6.1	Absolute Maximum Ratings 4		9.3 Input Conne
6.2	Handling Ratings 4	10	Layout
6.3	Recommended Operating Conditions		10.1 Layout Gui
6.4	Thermal Information		10.2 Layout Exa
6.5	Electrical Characteristics5		10.3 Package Co
6.6	System Characteristics6	11	Device and Do
6.7	Typical Characteristics		11.1 Documenta
Deta	ailed Description		11.2 Trademarks
7.1	• Overview		11.3 Electrostati
7.2	Functional Block Diagram9		11.4 Glossary
7.3	Feature Description	12	Mechanical, Pa
7.4	Device Functional Modes 11		Information

W,	ww.u.com
n and Implementation	13
ation Information	13
Application	13
ply Recommendations	20
e Range	20
t Canability	20

9.2	Current Capability	. 20
9.3	Input Connection	. 20
Lay	out	21
10.1	Layout Guidelines	. 21
10.2	Layout Example	. 21
10.3	Package Considerations	. 22
Dev	ice and Documentation Support	23
11.1	Documentation Support	. 23
11.2	Trademarks	. 23
11.3	Electrostatic Discharge Caution	. 23
11.4	Glossary	. 23
Mec	hanical, Packaging, and Orderable	
Info	rmation	23
	9.2 9.3 Lay 10.1 10.2 10.3 Dev 11.1 11.2 11.3 11.4 Mec Info	9.2    Current Capability      9.3    Input Connection      Layout    Input Connection      10.1    Layout Guidelines      10.2    Layout Example      10.3    Package Considerations      Device and Documentation Support      11.1    Documentation Support      11.2    Trademarks      11.3    Electrostatic Discharge Caution      11.4    Glossary      Mechanical, Packaging, and Orderable      Information

## 4 Revision History

1

2

3

4

5

6

7

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (September 2014) to Revision F		
•	Switched Figure 16 and Figure 17	. 15

#### Changes from Revision D (January 2014) to Revision E

 Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision C (March 2013) to Revision D				
•	Added new package SIL0008A	3		

TEXAS INSTRUMENTS

www.ti.com

Page



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
EN	1	I	Enable Input. Set this digital input higher than 1.2 V for normal operation. For shutdown, set low. Pin is internally pulled up to VIN and can be left floating for always-on operation.		
VCON	2	1	Output voltage control pin. Connect to analog voltage from resisitve divider or DAC/controller to set the VOUT voltage. $V_{OUT} = 2.5 \times V_{CON}$ . Connect a small (470pF) capacitor from this pin to SGND to provide noise filtering.		
FB	3	I	Feedback of the error amplifier. Connect directly to output capacitor to sense V <sub>OUT</sub> .		
SGND	4	I	Ground for analog and control circuitry. Connect to PGND at a single point.		
VOUT	5	0	Output Voltage. Connected to one pin of the integrated inductor. Connect output filter capacitor between VOUT and PGND.		
PGND	6	I	Power ground for the power MOSFETs and gate-drive circuitry.		
VIN	7	I	Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to these two pins. Typical capacitor values are between 4.7 $\mu F$ and 22 $\mu F.$		
VREF	8	0	2.35 V voltage reference output. Typically connected to VCON pin through a resistive divider to set the output voltage.		
PAD		I	The center pad underneath the SIL0008A package is internally tied to SGND. This pad should be connected to the ground plane for improved thermal performance.		

## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN, VREF to SGND	-0.2	6.0	V
PGND to SGND	-0.2	0.2	V
EN, FB, VCON	(SGND -0.2) to (VIN +0.2)	6.0	V
VOUT	(PGND -0.2) to (VIN +0.2)	6.0	V
Junction Temperature (T <sub>J-MAX</sub> )	-40	125	°C
Maximum Lead Temperature		260	°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

## 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		1000	- V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Voltage Range	2.7	5.5	V
Recommended Load Current	0	650	mA
Junction Temperature (T <sub>J</sub> ) Range	-40	125	°C

## 6.4 Thermal Information

	LMZ10500				
	THERMAL METRIC <sup>(1)</sup>				
			8 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	SIL0008A Package	45.8		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance		25		
$R_{\theta JB}$	ζ <sub>θJB</sub> Junction-to-board thermal resistance			°C M	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter		1.5	C/ VV	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter				
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		25		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics

Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V\_{IN} = 3.6 V, V\_{EN} = 1.2 V, T\_J = 25^{\circ}C

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
SYSTEM PARAMETERS							
V <sub>REF</sub> x GAIN	Reference voltage x VCON to FB Gain	$V_{IN} = V_{EN} = 5.5 \text{ V}, V_{CON} = 1.44 \text{ V}$	5.7575	5.875	5.9925	V	
GAIN	VCON to FB Gain	$V_{IN} = 5.5 \text{ V}, V_{CON} = 1.44 \text{ V}$	2.4375	2.5	2.5750	V/V	
VIN <sub>UVLO</sub>	VIN rising threshold		2.24	2.41	2.64	V	
VIN <sub>UVLO HYST</sub>	VIN UVLO Hysteresis		120	165	200	mV	
I <sub>SHDN</sub>	Shutdown supply current	$V_{IN} = 3.6 \text{ V}, V_{EN} = 0.5 \text{ V}^{(3)}$		11	18	μA	
Iq	DC bias current into VIN	$V_{IN}$ = 5.5 V, $V_{CON}$ = 1.6 V, $I_{OUT}$ = 0A		6.5	9.5	mA	
R <sub>DROPOUT</sub>	V <sub>IN</sub> to V <sub>OUT</sub> resistance	I <sub>OUT</sub> = 200 mA		305	575	mΩ	
I <sub>LIM</sub>	DC Output Current Limit	VCON = 1.72 V <sup>(4)</sup>	800	1000		mA	
F <sub>OSC</sub>	Internal oscillator frequency		1.75	2.0	2.25	MHz	
V <sub>IH,ENABLE</sub>	Enable logic HIGH voltage		1.2			V	
V <sub>IL,ENABLE</sub>	Enable logic LOW voltage				0.5	V	
T <sub>SD</sub>	Thermal shutdown	Rising Threshold		150		°C	
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis			20		°C	
D <sub>MAX</sub>	Maximum duty cycle			100%			
T <sub>ON-MIN</sub>	Minimum on-time			50		ns	
$\theta_{JA}$	Package Thermal Resistance	20-mm x 20-mm board 2 layers, 2 oz copper, 0.5W, no airlow		77			
		15 mm x 15 mm board 2 layers, 2 oz copper, 0.5W, no airlow		88		°C/W	
		10 mm x 10 mm board 2 layers, 2 oz copper, 0.5W, no airlow		107			

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate the Average Outgoing Quality Level (AOQL). Typical numbers are at 25°C and represent the most likely parametric norm.

(2)

Shutdown current includes leakage current of the high side PFET. (3)

(4) Current limit is built-in, fixed, and not adjustable. LMZ10500 SNVS723F – OCTOBE<u>R 2011 – REVISED FEBRUARY 2015</u>



www.ti.com

## 6.6 System Characteristics

The following specifications are ensured by design providing the component values in Figure 13 are used ( $C_{IN} = C_{OUT} = 10 \mu$ F, 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not ensured by production testing. Unless otherwise stated the following conditions apply:  $T_A = 25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ΔV <sub>OUT</sub> /V <sub>OUT</sub>	Output Voltage Regulation Over Line Voltage and Load Current		±1.23%		
ΔV <sub>OUT</sub> /V <sub>OUT</sub>	Output Voltage Regulation Over Line Voltage and Load Current	$ \begin{array}{l} V_{OUT} = 1.5 \text{ V} \\ \Delta V_{IN} = 2.7 \text{ V to } 5.5 \text{ V} \\ \Delta I_{OUT} = 0 \text{ A to } 650 \text{ mA} \end{array} $	±0.56%		
ΔV <sub>OUT</sub> /V <sub>OUT</sub>	Output Voltage Regulation Over Line Voltage and Load Current	$ \begin{array}{l} V_{OUT}=3.6 \text{ V} \\ \Delta V_{IN}=4.0 \text{ V to } 5.5 \text{ V} \\ \Delta I_{OUT}=0 \text{ A to } 650 \text{ mA} \end{array} $	±0.24%		
VREF T <sub>RISE</sub>	Rise time of reference voltage	EN = Low to High, $V_{IN}$ = 4.2 V V <sub>OUT</sub> = 2.7 V, I <sub>OUT</sub> = 650 mA	10		μs
n	Peak Efficiency	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 3.3 V I <sub>OUT</sub> = 200 mA	95%		
η	Full Load Efficiency	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 3.6 V I <sub>OUT</sub> = 650 mA	93%		
V <sub>OUT</sub> Ripple	Output voltage ripple	$V_{IN} = 5.0 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 650 \text{ mA}^{(1)}$	8		mV pk-pk
Line Transient	Line transient response		25		mV pk-pk
Load Transient	Load transient response	VIN = 5.0 V $T_R = T_F = 40 \ \mu s$ , $V_{OUT} = 1.8 V$ $I_{OUT} = 65 \ mA$ to 650 mA	25		mV pk-pk

(1) Ripple voltage should be measured across C<sub>OUT</sub> on a well-designed PC board using the suggested capacitors.



## 6.7 Typical Characteristics

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 3.6 V,  $T_A$  = 25°C



TEXAS INSTRUMENTS

www.ti.com

## **Typical Characteristics (continued)**



Unless otherwise specified the following conditions apply: V\_{IN} = 3.6 V, T\_A = 25 ^{\circ}C



## 7 Detailed Description

## 7.1 Overview

The LMZ10500 SIMPLE SWITCHER® nano module is an easy-to-use step-down DC-DC solution capable of driving up to 650 mA load in space-constrained applications. Only an input capacitor, an output capacitor, a small  $V_{CON}$  filter capacitor, and two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an integrated inductor. The LMZ10500 operates in fixed 2.0 MHz PWM (Pulse Width Modulation) mode, and is designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider between the built-in reference voltage  $V_{REF}$  and the control pin  $V_{CON}$ . The  $V_{CON}$  pin is the positive input to the error amplifier. The output voltage of the LMZ10500 can also be dynamically adjusted between 0.6 V and 3.6 V by driving the  $V_{CON}$  pin externally. Internal current limit based softstart function, current overload protection, and thermal shutdown are also provided.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Current Limit

The LMZ10500 current limit feature protects the module during an overload condition. The circuit employs positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak current through the PFET is limited to 1.2A (typ.). When the current reaches this limit threshold the PFET switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-by-cycle basis until the overload condition is removed from the output. The typical negative peak current limit through the NFET switch is -0.6A (typ.).

The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the output current when the peak current limiting occurs will also vary over the line voltage and the output voltage level. Refer to the DC Output Current Limit plots in the *Typical Characteristics* section for more information.

## Feature Description (continued)

#### 7.3.2 Startup Behavior and Softstart

The LMZ10500 features a current limit based soft start circuit in order to prevent large in-rush current and output overshoot as  $V_{OUT}$  is ramping up. This is achieved by gradually increasing the PFET current limit threshold to the final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching frequency in the first step is set at 450kHz and is then increased for each of the following steps until it reaches 2MHz at the final step of current limiting. This current limiting behavior is illustrated in Figure 10 and allows for a smooth  $V_{OUT}$  ramp up.



#### Figure 10. Startup Behavior of Current Limit Based softstart

The soft start rate is also limited by the V<sub>CON</sub> ramp up rate. The V<sub>CON</sub> pin is discharged internally through a pull down device before startup occurs. This is done to deplete any residual charge on the V<sub>CON</sub> filter capacitor and allow the V<sub>CON</sub> voltage to ramp up from 0V when the part is started. The events that cause V<sub>CON</sub> discharge are thermal shutdown, UVLO, EN low, or output short circuit detection. The minimum recommended capacitance on V<sub>CON</sub> is 220 pF and the maximum is 1 nF. The duration of startup current limiting sequence takes approximately 75 µs. After the sequence is completed, the feedback voltage is monitored for output short circuit events.

#### 7.3.3 Output Short Circuit Protection

In addition to cycle by cycle current limit, the LMZ10500 features a second level of short circuit protection. If the load pulls the output voltage down and the feedback voltage falls to 0.375 V, the output short circuit protection will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the beginning of the next cycle is inhibited for approximately 230 µs. This forces the inductor current to ramp down and limits excessive current draw from the input supply when the output of the regulator is shorted. The synchronous rectifier is always OFF in this mode. After 230 µs of non-switching a new startup sequence is initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as illustrated in the *Startup Behavior and Softstart* section. After the startup sequence is completed again, the feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup sequence, switching will be stopped again and there will be another 230 µs off period. A persistent output short condition results in a hiccup behavior where the LMZ10500 goes through the normal startup sequence, then detects the output short at the end of startup, terminates switching for 230 µs, and repeats this cycle until the output short is released. This behavior is illustrated in Figure 11.



Figure 11. Hiccup Behavior With Persistent Output Short Circuit



#### Feature Description (continued)

Since the output current is limited during normal startup by the softstart function, the current charging the output capacitor is also limited. This results in a smooth  $V_{OUT}$  ramp up to nominal voltage. However, using excessively large output capacitance or  $V_{CON}$  capacitance under normal conditions can prevent the output voltage from reaching 0.375 V at the end of the startup sequence. In such cases the module will maintain the described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one would have to use unnecessarily large output capacitance for 650mA load applications. See the *Input and Output Capacitor Selection* section for guidance on maximum capacitances for different output voltage settings.

#### 7.3.4 Thermal Overload Protection

The junction temperature of the LMZ10500 should not be allowed to exceed its maximum operating rating of 125°C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 150°C (typ). When this temperature is reached, the device enters a low power standby state. In this state switching remains off causing the output voltage to fall. Also, the  $V_{CON}$  capacitor is discharged to SGND. When the junction temperature falls back below 130°C (typ) normal startup occurs and  $V_{OUT}$  rises smoothly from 0 V. Applications requiring maximum output current may require derating at elevated ambient temperature. See the *Typical Characteristics* section for thermal derating plots for various output voltages.

## 7.4 Device Functional Modes

#### 7.4.1 Circuit Operation

The LMZ10500 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter formed by the integrated inductor and an output capacitor. The output voltage is equal to the average of the duty-cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of (V<sub>IN</sub> - V<sub>OUT</sub>)/L. The PFET is 0N until the current signal equals the error signal. Then the PFET is turned OFF and NFET is turned ON, ramping down the inductor current with a slope of V<sub>OUT</sub> /L. At the next rising edge of the clock, the cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As the error signal goes up, the peak inductor current is increased, elevating the average inductor current and responding to the heavier load. To ensure stability, a slope compensation ramp is subtracted from the error signal and internal loop compensation is provided.

#### 7.4.2 Input Undervoltage Detection

The LMZ10500 implements an under voltage lock out (UVLO) circuit to ensure proper operation during startup, shutdown and input supply brownout conditions. The circuit monitors the voltage at the  $V_{IN}$  pin to ensure that sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the controller are disabled and the controller remains in a low power standby state.

#### 7.4.3 Shutdown Mode

To shutdown the LMZ10500, pull the EN pin low (< 0.5 V). In the shutdown mode all internal circuits are turned OFF.

#### 7.4.4 EN Pin Operation

The EN pin is internally pulled up to  $V_{IN}$  through a 790 k $\Omega$  (typ.) resistor. This allows the nano module to be enabled by default when the EN pin is left floating. In such cases  $V_{IN}$  will set EN high when  $V_{IN}$  reaches 1.2 V. As the input voltage continues to rise, operation will start once  $V_{IN}$  exceeds the under-voltage lockout (UVLO) threshold. To set EN high externally, pull it up to 1.2 V or higher. Note that the voltage on EN must remain at less than VIN+ 0.2 V due to absolute maximum ratings of the device.



## **Device Functional Modes (continued)**

#### 7.4.5 Internal Synchronous Rectification

The LMZ10500 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The dead time between the PFET and NFET connection prevents shoot through current from  $V_{IN}$  to PGND during the switching transitions.

#### 7.4.6 High Duty Cycle Operation

The LMZ10500 features a transition mode designed to extend the output regulation range to the minimum possible input voltage. As the input voltage decreases closer and closer to  $V_{OUT}$ , the off-time of the PFET gets smaller and smaller and the duty cycle eventually needs to reach 100% to support the output voltage. The input voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10500 input voltage is lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10500 doubles the switching period to extend the off-time for that  $V_{IN}$  and maintain regulation. If  $V_{IN}$  is lowered even more, the off-time of the PFET will reach the 35ns mark again. The LMZ10500 will then reduce the frequency again, achieving less than 100% duty cycle operation and maintaining regulation. As  $V_{IN}$  is lowered even more, the LMZ10500 will continue to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases further, 100% duty cycle is reached. This behavior of extending the  $V_{IN}$  regulation range is illustrated in Figure 12.



## Figure 12. High Duty Cycle Operation and Switching Frequency Reduction



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

This section describes a simple design procedure. Alternatively, WEBENCH<sup>®</sup> can be used to create and simulate a design using the LMZ10501. The WEBENCH<sup>®</sup> tool can be accessed from the LMZ10500 product folder at http://www.ti.com/product/Imz10500. For designs with typical output voltages (1.2 V, 1.8 V, 2.5 V, 3.3 V), jump to the *Application Curves* section for quick reference designs.

## 8.2 Typical Application



Figure 13. Typical Application Circuit

#### 8.2.1 Design Requirements

The detailed design procedure is based on the required input and output voltage specifications for the design. The input voltage range of the LMZ10500 is 2.7 V to 5.5 V. The output voltage range is 0.6 V to 3.6 V. The output current capability is 650 mA.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Output Voltage

The LMZ10500 provides a fixed 2.35 V V<sub>REF</sub> voltage output. As shown in Figure 13 above, a resistive divider formed by  $R_T$  and  $R_B$  sets the V<sub>CON</sub> pin voltage level. The V<sub>OUT</sub> voltage tracks V<sub>CON</sub> and is governed by the following relationship:

$$V_{OUT} = GAIN \times V_{CON}$$

where

GAIN is 2.5 V/V from V<sub>CON</sub> to V<sub>FB</sub>.

(1)

(2)

(3)

This equation is valid for output voltages between 0.6 V and 3.6 V and corresponds to  $V_{CON}$  voltage between 0.24 V and 1.44 V, respectively.

#### 8.2.2.1.1 $R_T$ and $R_B$ Selection for Fixed $V_{OUT}$

The parameters affecting the output voltage setting are the  $R_T$ ,  $R_B$ , and the product of the  $V_{REF}$  voltage x GAIN. The  $V_{REF}$  voltage is typically 2.35 V. Since  $V_{CON}$  is derived from  $V_{REF}$  via  $R_T$  and  $R_B$ ,

 $V_{CON} = V_{REF} \times R_B / (R_B + R_T)$ 

After substitution,

 $V_{OUT} = V_{REF} \times GAIN \times R_B / (R_B + R_T)$ 

ISTRUMENTS

**EXAS** 

### **Typical Application (continued)**

 $R_T = (GAIN \times V_{REF} / V_{OUT} - 1) \times R_B$ 

The ideal product of GAIN x  $V_{REF}$  = 5.875 V.

Choose R<sub>T</sub> to be between 80 k $\Omega$  and 300 k $\Omega$ . Then, R<sub>B</sub> can be calculated using Equation 5.

 $R_B = (V_{OUT} / (5.875V - V_{OUT})) \times R_T$ 

Note that the resistance of  $R_T$  should be  $\ge 80 \text{ k}\Omega$ . This ensures that the  $V_{REF}$  output current loading is not exceeded and the reference voltage is maintained. The current loading on  $V_{REF}$  should not be greater than 30  $\mu$ A.

#### 8.2.2.1.2 Output Voltage Accuracy Optimization

Each nano module is optimized to achieve high  $V_{OUT}$  accuracy. Equation 1 shows that, by design, the output voltage is a function of the  $V_{CON}$  voltage and the gain from  $V_{CON}$  to  $V_{FB}$ . The voltage at  $V_{CON}$  is derived from  $V_{REF}$ . Therefore, as shown in Equation 3, the accuracy of the output voltage is a function of the  $V_{REF}$  x GAIN product as well as the tolerance of the  $R_T$  and  $R_B$  resistors. The typical  $V_{REF}$  x GAIN product by design is 5.875V. Each nano module's  $V_{REF}$  voltage is trimmed so that this product is as close to the ideal 5.875V value as possible, achieving high  $V_{OUT}$  accuracy. See *Features* for the  $V_{REF}$  x GAIN product tolerance limits.

#### 8.2.2.2 Dynamic Output Voltage Scaling

The V<sub>CON</sub> pin on the LMZ10500 can be driven externally by a DAC to scale the output voltage dynamically. The output voltage V<sub>OUT</sub> = 2.5 V/V x V<sub>CON</sub>. When driving V<sub>CON</sub> with a source different than V<sub>REF</sub> place a 1.5 k $\Omega$  resistor in series with the V<sub>CON</sub> pin. Current limiting the external V<sub>CON</sub> helps to protect this pin and allows the V<sub>CON</sub> capacitor to be fully discharged to 0 V after fault conditions.

#### 8.2.2.3 Integrated Inductor

The LMZ10500 includes an inductor with over 1.2A DC current rating and soft saturation profile for up to 2A. This inductor allows for low package height and provides an easy to use, compact solution with reduced EMI.

#### 8.2.2.4 Input and Output Capacitor Selection

The LMZ10500 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output filters. Using a 10- $\mu$ F 0603 or 0805 with 6.3-V or 10-V rating ceramic input capacitor typically provides sufficient V<sub>IN</sub> bypass. Use of multiple 4.7- $\mu$ F or 2.2- $\mu$ F capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended for both input and output filters. These provide an optimal balance between small size, cost, reliability, and performance for space sensitive applications.

The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3-V 10- $\mu$ F ceramic capacitor may only have 4.8  $\mu$ F left in it when a 5.0-V DC bias is applied. Similarly, a typical 0603 case size X5R 6.3-V 10- $\mu$ F ceramic capacitor may only have 2.4  $\mu$ F at the same 5.0-V DC. Smaller case size capacitors may have even larger percentage drop in value with DC bias.

The optimum output capacitance value is application dependent. Too small output capacitance can lead to instability due to lower loop phase margin. On the other hand, if the output capacitor is too large, it may prevent the output voltage from reaching the 0.375V required voltage level at the end of the startup sequence. In such cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as described in the *Output Short Circuit Protection* section. Table 1 sets the minimum output capacitance for stability and maximum output capacitance for proper startup for various output voltage settings. Note that the maximum  $C_{OUT}$  value in Table 1 assumes that the filter capacitance on  $V_{CON}$  is the maximum recommended value of 1nF and the  $R_{T}$  resistor value is less than  $300 k\Omega$ . Lower  $V_{CON}$  capacitance can extend the maximum  $C_{OUT}$  range. There is no great performance benefit in using excessive  $C_{OUT}$  values.

www.ti.com

(4)

(5)



## **Typical Application (continued)**

OUTPUT VOLTAGE	MINIMUM C <sub>OUT</sub>	SUGGESTED C <sub>OUT</sub>	MAXIMUM C <sub>OUT</sub>
0.6V	4.7µF	10µF	33µF
1.0V	3.3µF	10µF	33µF
1.2V	3.3µF	10µF	33µF
1.8V	3.3µF	10µF	47µF
2.5V	3.3µF	10µF	68µF
3.3V	3.3µF	10µF	68µF

## Table 1. Output Capacitance Range

Use of multiple 4.7- $\mu$ F or 2.2- $\mu$ F output capacitors can be considered for reduced effective ESR and smaller output voltage ripple. In addition to the main output capacitor, small 0.1- $\mu$ F – 0.01- $\mu$ F parallel capacitors can be used to reduce high frequency noise.



#### 8.2.3 Application Curves





### 8.2.3.2 $V_{OUT} = 1.8 V$



## 8.2.3.3 $V_{OUT} = 2.5 V$





#### 8.2.3.4 $V_{OUT} = 3.3 V$





## 9 Power Supply Recommendations

### 9.1 Voltage Range

The voltage of the input supply must not exceed the and the of the LMZ10500.

## 9.2 Current Capability

The input supply must be able to supply the required input current to the LMZ10500 converter. The required input current depends on the application's minimum required input voltage ( $V_{IN-MIN}$ ), the required output power ( $V_{OUT} \times I_{OUT-MAX}$ ), and the converter efficiency ( $\eta$ ).

## $I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta)$

For example, for a design with 5V minimum input voltage, 1.8V output, and 0.5A maximum load, considering 90% conversion efficiency, the required input current at steady state is 0.2A.

## 9.3 Input Connection

Long input connection cables can cause issues with the normal operation of any Buck converter.

#### 9.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (i.e. electrolytic) capacitance at the input of the converter.

#### 9.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with  $C_{ELECTROLYTIC} \ge 4xC_{CERAMIC}$  and  $ESR_{ELECTROLYTIC} \approx \sqrt{(L_{CABLE} / C_{CERAMIC})}$ 

For example, two cables (one for VIN and one for GND), each 1 meter (~3ft) long with ~1.0mm diameter (18AWG), placed 1cm (~0.4in) apart will form a rectangular loop resulting in about 1.2µH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10µF ceramic input capacitor, the recommended parallel  $C_{ELECTROLYTIC}$  is ≥ 40 µF. Using a 47µF capacitor will be sufficient. The recommended ESR<sub>ELECTROLYTIC</sub>≈ 0.35 $\Omega$  or larger, based on about 1.2µH of inductance and 10µF of ceramic input capacitance.

See application note SNVA489 for more details on input filter design.



## 10 Layout

## **10.1 Layout Guidelines**

The board layout of any DC-DC switching converter is critical for the optimal performance of the design. Bad PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still converts the voltage properly, the board layout can mean the difference between passing or failing EMI regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a path for the high di/dt switching current during each switching period. This loop should always be kept as short as possible when laying out a board for any Buck converter.

The LMZ10500 integrates the inductor and simplifies the DC-DC converter board layout. Refer to the example layout in Figure 38. There are a few basic requirements to achieve a good LMZ10500 layout.

- 1. Place the input capacitor  $C_{IN}$  as close as possible to the  $V_{IN}$  and PGND pins.  $V_{IN}$  (pin 7) and PGND (pin 6) on the LMZ10500 are next to each other which makes the input capacitor placement simple.
- 2. Place the V<sub>CON</sub> filter capacitor C<sub>VC</sub> and the R<sub>B</sub> R<sub>T</sub> resistive divider as close as possible to the V<sub>CON</sub> and SGND terminals. The C<sub>VC</sub> capacitor (not R<sub>B</sub>) should be the component closer to the V<sub>CON</sub> pin, as shown in Figure 38. This allows for better bypass of the control voltage set at V<sub>CON</sub>.
- 3. Run the feedback trace (from V<sub>OUT</sub> to FB) away from noise sources.
- 4. Connect SGND to a quiet GND plane.
- 5. Provide enough PCB area for proper heatsinking. Refer to the *Electrical Characteristics* table for example  $\theta_{JA}$  values for different board areas. Also, refer to AN-2020 for additional thermal design hints.

Refer to the evaluation board user guide SNVU313 for a complete board layout example.

## 10.2 Layout Example



Figure 38. Example Top Layer Board Layout

## 10.3 Package Considerations

Use the following recommendations when utilizing machine placement :

- Use 1.06 mm (42 mil) or smaller nozzle size. The pick up area is the top of the inductor which is 1.6 mm x 2 mm.
- Soft tip pick and place nozzle is recommended.
- Add 0.05 mm to the component thickness so that the device will be released 0.05mm (2mil) into the solder paste without putting pressure or splashing the solder paste.
- Slow the pick arm when picking the part from the tape and reel carrier and when depositing the IC on the board.
- If the machine releases the component by force, use minimum force or no more than 3 Newtons.

For manual placement:

- Use a vacuum pick up hand tool with soft tip head.
- If vacuum pick up tool is not available, use non-metal tweezers and hold the part by sides.
- Use minimal force when picking and placing the module on the board.
- Using hot air station provides better temperature control and better controlled air flow than a heat gun.
- Go to the video section at www.ti.com/product/Imz10500 for a quick video on how to solder rework the LMZ10500.



## **11** Device and Documentation Support

## **11.1 Documentation Support**

- AN-2162 Simple Success With Conducted EMI From DC- DC Converters, SNVA489
- LMZ10501SIL and LMZ10500SIL SIMPLE SWITCHER 
  Nano Module Evaluation Board, SNVU313

## 11.2 Trademarks

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

## SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## **MECHANICAL DATA**



## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE



 DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS IN PARENTHESIS ARE FOR REFERENCE ONLY.
 THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
 NO JEDEC REFERENCE AS OF NOVEMBER 2012.
 R-usip-N8. NOTES:



## SIL0008A

## MECHANICAL DATA

## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE





## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE







## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ10500SILR	ACTIVE	uSiP	SIL	8	3000	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN5000EC (500 ~ DH) 9821 0500 0500 9821 DH	Samples
LMZ10500SILT	ACTIVE	uSiP	SIL	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN5000EC (500 ~ DH) 9821 0500 0500 9821 DH	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



29-Mar-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ10500SILR	uSiP	SIL	8	3000	330.0	12.4	2.85	3.25	1.7	4.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

29-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ10500SILR	uSiP	SIL	8	3000	383.0	353.0	58.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated