February 1994 Revised April 1999

# 74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

### **General Description**

FAIRCHILD

SEMICONDUCTOR

The LCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is <u>byte</u> controlled. A buffered clock (CP) and Output Enable ( $\overline{OE}$ ) are common to each byte and can be shorted together for full 16-bit operation.

The LCX16374 is designed for low voltage (2.5V or 3.3V)  $\rm V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

### Features


- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 6.2 ns  $t_{PD}$  max (V<sub>CC</sub> = 3.3V), 20  $\mu$ A I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Description
74LCX16374MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



© 1999 Fairchild Semiconductor Corporation DS012003.prf

www.fairchildsemi.com

### **Functional Description**

The LCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable  $(\overline{\text{OE}}_n)$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{\text{OE}}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}_n$  input does not affect the state of the flip-flops.

# **Truth Tables**

	Inputs		Outputs
CP1	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
~	L	Н	н
~	L	L	L
L	L	Х	O <sub>0</sub>
х	Н	Х	Z

	Inputs		Outputs
CP2	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> –O <sub>15</sub>
~	L	Н	н
~	L	L	L
L	L	Х	O <sub>0</sub>
х	Н	Х	Z


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $O_0 = Previous O_0$  before HIGH-to-LOW of CP

Logic Diagrams



www.fairchildsemi.com

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	3-STATE	V	
		-0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 3)	v	
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND		
		+50	$V_{O} > V_{CC}$	mA	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

# Recommended Operating Conditions (Note 4)

Symbol	nbol Parameter			Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		v
			2.7 - 3.6	2.0		Ň
VIL	LOW Level Input Voltage		2.3 – 2.7		0.7	v
			2.7 - 3.6		0.8	Ň
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		I <sub>OH</sub> = -12 mA	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
lı	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μA
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	
		$V_I = V_{IH}$ or $V_{IL}$				μA
IOFF	Power-Off Leakage Current	$V_{I}$ or $V_{O} = 5.5V$	0		10	μA

74LCX16374

### DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°0	C to +85°C	Units
Cymbol	r arameter	Conditions	(V)	Min	Мах	onito
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	uА
		$3.6V \le V_{I}, V_{O} \le 5.5V$ (Note 5)	2.3 - 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

### **AC Electrical Characteristics**

			<b>T</b> <sub>A</sub> =	-40° to +8	85°C, R <sub>L</sub> =	<b>500</b> Ω		
Symbol	Parameter	V <sub>CC</sub> = 3.	$\label{eq:V_CC} \begin{array}{c} \textbf{V}_{\text{CC}} = \textbf{3.3V} \pm \textbf{0.3V} \\ \\ \textbf{C}_{\text{L}} = \textbf{50 pF} \end{array}$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$	
Symbol	Parameter	<b>C</b> <sub>L</sub> =						
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	170						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	
t <sub>PLH</sub>	CP to On	1.5	6.2	1.5	6.5	1.5	7.4	ns
t <sub>PZL</sub>	Output Enable time	1.5	6.1	1.5	6.3	1.5	7.9	
t <sub>PZH</sub>		1.5	6.1	1.5	6.3	1.5	7.9	ns
t <sub>PLZ</sub>	Output Disable Time	1.5	6.0	1.5	6.2	1.5	7.2	
t <sub>PHZ</sub>		1.5	6.0	1.5	6.2	1.5	7.2	ns
t <sub>S</sub>	Setup Time	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		3.5		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 6)		1.0					20
t <sub>OSLH</sub>			1.0					ns


Note 6: Skew is defined as the absolute value of the differences between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design.

## **Dynamic Switching Characteristics**


Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_{L} = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v


# Capacitance


Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF



www.fairchildsemi.com







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.