





PRECISION SWITCHED INTEGRATOR TRANSIMPEDANCE AMPLIFIER

APPLICATIONS

- PRECISION LOW CURRENT MEASUREMENT
- PHOTODIODE MEASUREMENTS
- IONIZATION CHAMBER MEASUREMENTS
- CURRENT/CHARGE-OUTPUT SENSORS
- **LEAKAGE CURRENT MEASUREMENT**

FEATURES

- ON-CHIP INTEGRATING CAPACITORS
- GAIN PROGRAMMED BY TIMING
- LOW INPUT BIAS CURRENT: 750fA max
- LOW NOISE
- **LOW SWITCH CHARGE INJECTION**
- FAST PULSE INTEGRATION
- LOW NONLINEARITY: 0.005% typ
- 14-PIN DIP, SO-14 SURFACE MOUNT


DESCRIPTION


The IVC102 is a precision integrating amplifier with FET op amp, integrating capacitors, and low leakage FET switches. It integrates low-level input current for a user-determined period, storing the resulting voltage on the integrating capacitor. The output voltage can be held for accurate measurement. The IVC102 provides a precision, lower noise alternative to conventional transimpedance op amp circuits that require a very high value feedback resistor.

The IVC102 is ideal for amplifying low-level sensor currents from photodiodes and ionization chambers. The input signal current can be positive or negative.

TTL/CMOS-compatible timing inputs control the integration period, hold and reset functions to set the effective transimpedance gain and to reset (discharge) the integrator capacitor.

Package options include 14-Pin plastic DIP and SO-14 surface-mount packages. Both are specified for the –40°C to 85°C industrial temperature range.





International Airport Industrial Park • Mailing Address: POBox 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Elvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BERCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

At T_A = +25°C, V_S = ±15V, R_L = 2k Ω , C_{INT} = C_1 + C_2 + C_3 , 1ms integration period⁽¹⁾, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSFER FUNCTION Gain Error vs Temperature Nonlinearity Input Current Range Offset Voltage ⁽²⁾ vs Temperature vs Power Supply Droop Rate, Hold Mode	$C_{INT} = C_1 + C_2 + C_3$ $V_0 = \pm 10V$ $I_{IN} = 0, C_{IN} = 50pF$ $V_S = +4.75/-10 \text{ to } +18/-18V$	Vo	= -(I _{IN})(T _{INT})/C ±5 ±25 ±0.005 ±100 -5 ±30 150 -1	+25/-17 +25/-17 +20 750	% ppm/°C % μΑ mV μV/°C μV/V nV/μs
OP AMP Input Bias Current vs Temperature Offset Voltage (Op Amp V _{OS}) vs Temperature vs Power Supply Noise Voltage	S_1 , S_2 Open $V_S = +4.75/-10 \text{ to } +18/-18V$ $f = 1kHz$	S	-100 ee Typical Cun ±0.5 ±5 10 10	±750 /e ±5 100	fA mV μV/°C μV/V nV/√Hz
INTEGRATION CAPACITORS C ₁ + C ₂ + C ₃ vs Temperature C ₁ C ₂ C ₃		80	100 ±25 10 30 60	120	pF ppm/°C pF pF pF
OUTPUT Voltage Range, Positive Negative Short-Circuit Current Capacitive Load Drive Noise Voltage	$R_{L} = 2k\Omega$ $R_{L} = 2k\Omega$	(V+)-3 (V-)+3	(V+)-1.3 (V-)+2.6 ±20 500 ee Typical Cun	ve	V V mA pF
DYNAMIC CHARACTERISTIC Op Amp Gain-Bandwidth Op Amp Slew Rate Reset Slew Rate Settling Time, 0.01%	10V Step		2 3 3 6		MHz V/μs V/μs μs
DIGITAL INPUTS V _{IH} (referred to digital ground) V _{IL} (referred to digital ground) I _{IH} I _{IL} Switching Time	(TTL/CMOS Compatible) (Logic High) (Logic Low) V _{IH} = 5V V _{IL} = 0V	2 -0.5	2 0 100	5.5 0.8	V V μA μA ns
POWER SUPPLY Voltage Range: Positive		+4.75 -10	+15 -15 4.1 -1.6 -0.2 -2.3	+18 -18 5.5 -2.2	V V mA mA mA
TEMPERATURE RANGE Operating Range Storage Thermal Resistance, $θ_{JA}$ DIP SO-14		-40 -55	100 150	85 125	°C °C °CW °CW

NOTES: (1) Standard test timing: 1ms integration, 200µs hold, 100µs reset. (2) Hold mode output voltage after 1ms integration of zero input current. Includes op amp offset voltage, integration of input error current and switch charge injection effects.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V+ to V	36V
Logic Input Voltage	V– to V+
Output Short Circuit to Ground	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	55°C to +125°C
Lead Temperature (soldering, 10s)	300°C

PIN CONNECTIONS



PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
IVC102P	14-Pin DIP	010
IVC102U	SO-14 Surface Mount	235

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.





IVC102


TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_S = ±15V, R_L = 2k Ω , C_{INT} = C_1 + C_2 + C_3 , 1ms integration period, unless otherwise specified.













APPLICATION INFORMATION

Figure 1 shows the basic circuit connections to operate the IVC102. Bypass capacitors are shown connected to the power supply pins. Noisy power supplies should be avoided or decoupled and carefully bypassed.

The Analog Ground terminal, pin 1, is shown internally connected to the non-inverting input of the op amp. This terminal connects to other internal circuitry and should be connected to ground. Approximately 200µA flows out of this terminal.

Digital Ground, pin 13, should be at the same voltage potential as analog ground (within 100mV). Analog and Digital grounds should be connected at some point in the system, usually at the power supply connections to the circuit board. A separate Digital Ground is provided so that noisy logic signals can be referenced to separate circuit board traces.

Integrator capacitors C_1 , C_2 and C_3 are shown connected in parallel for a total $C_{\rm INT} = 100 {\rm pF}$. The IVC102 can be used for a wide variety of integrating current measurements. The input signal connections and control timing and $C_{\rm INT}$ value will depend on the sensor or signal type and other application details.

BASIC RESET-AND-INTEGRATE MEASUREMENT

Figure 1 shows the circuit and timing for a simple reset-and-integrate measurement. The input current is connected directly to the inverting input of the IVC102, pin 3. Input current is shown flowing out of pin 3, which produces a positive-going ramp at V_O. Current flowing into pin 3 would produce a negative-going ramp.

A measurement cycle starts by resetting the integrator output voltage to 0V by closing S_2 for 10 μ s. Integration of the input current begins when S_2 opens and the input current begins to charge C_{INT} . V_O is measured with a sampling a/d converter at the end of an integration period, just prior to the next reset period. The ideal result is proportional to the average input current (or total accumulated charge).

Switch S_2 is again closed to reset the integrator output to 0V before the next integration period.

This simple measurement arrangement is suited to many applications. There are, however, limitations to this basic approach. Input current continues to flow through S_2 during the reset period. This leaves a small voltage on C_{INT} equal to the input current times R_{S2} , the on-resistance of S_2 , approximately $1.5k\Omega$.




FIGURE 1. Reset-and Integrate Connections and Timing.



In addition, the offset voltage of the internal op amp and charge injection of S_2 contribute to the voltage on C_{INT} at the start of integration.

Performance of this basic approach can be improved by sampling V_O after the reset period at T_1 and subtracting this

measurement from the final sample at T_2 . Op amp offset voltage, charge injection effects and $I \cdot R_{S2}$ offset voltage on S_2 are removed with this two-point measurement. The effective integration period is the time between the two measurements, $T_2 \cdot T_1$.

COMPARISON TO CONVENTIONAL TRANSIMPEDANCE AMPLIFIERS

With the conventional transimpedance amplifier circuit of Figure 2a, input current flows through the feedback resistor, R_F, to create a proportional output voltage.

$$V_O = -I_{IN} \; R_F$$


The transimpedance gain is determined by $R_{\text{F}}.$ Very large values of R_{F} are required to measure very small signal current. Feedback resistor values exceeding $100M\Omega$ are common.

The IVC102 (Figure 2b) provides a similar function, converting an input current to an output voltage. The input current flows through the feedback capacitor, $C_{\rm INT}$, charging it at a rate that is proportional to the input current. With a constant input current, the IVC102's output voltage is

$$V_O = -I_{IN} T_{INT}/C_{INT}$$

after an integration time of T_{INT} .

Conventional Transimpedance Amplifier Figure 2a




Provides time-continuous output voltage proportional to I_{IN} .

 $V_{\rm O}$ is proportional to the integration time, $T_{\rm INT}$, and inversely proportional to the feedback capacitor, $C_{\rm INT}$. The effective transimpedance gain is $T_{\rm INT}/C_{\rm INT}$. Extremely high gain that would be impractical to achieve with a conventional transimpedance amplifier can be achieved with small integration capacitor values and/or long integration times. For example the IVC102 with $C_{\rm INT}=100 {\rm pF}$ and $T_{\rm INT}=100 {\rm ms}$ provides an effective transimpedance of $1 {\rm G} \Omega$. A 10nA input current would produce a 10V output after 100ms integration.

The integrating behavior of the IVC102 reduces noise by averaging the input noise of the sensor, amplifier, and external sources.

Integrating Transimpedance Amplifier Figure 2b



for constant I_{IN} , at the end of T_{INT}

$$V_{O} = -I_{IN} \frac{T_{INT}}{C_{INT}}$$

Output voltage after integration period is proportional to average $I_{\rm IN}$ throughout the period.

FIGURE 2. Comparison to a Conventional Transimpedance Amplifier.

CURRENT-OUTPUT SENSORS

Figure 3 shows a model for many current-output sensors such as photodiodes and ionization chambers. Sensor output is a signal-dependent current with a very high source resistance. The output is generally loaded into a low impedance

so that the terminal voltage is kept very low. Typical sensor capacitance values range from 10pF to over 100pF. This capacitance plays a key role in operation of the switched-input measurement technique (see next section).






FIGURE 3. Switched-Input Measurement Technique.

SWITCHED-INPUT MEASUREMENT TECHNIQUE

While the basic reset-and-integrate measurement arrangement in Figure 1 is satisfactory for many applications, the switched-input timing technique shown in Figure 3 has important advantages. This method can provide continuous integration of the input signal. Furthermore, it can hold the output voltage constant after integration for stable conversion (desirable for a/d converter without a sample/hold).

Input connections and timing are shown in Figure 3.

The timing diagram, Figure 3b, shows that S_1 is closed only when S_2 is open. During the short period that S_1 is open (30 μ s in this timing example), any signal current produced by the sensor will charge the sensor's source capacitance. This charge is then transferred to C_{INT} when S_1 is closed. As a result, no charge produced by the sensor is lost and the input signal is continuously integrated. Even fast input pulses are accurately integrated.

The input current, I_{IN} , is shown as a conventional current flowing into pin 2 in this diagram but the input current could be bipolar (positive or negative). Current flowing out of pin 2 would produce a positive-ramping V_{O} .

The timing sequence proceeds as follows:

Reset Period

The integrator is reset by closing switch S_2 with S_1 open. A $10\mu s$ reset time is recommended to allow the op amp to slew to 0V and settle to its final value.

Pre-Integration Hold

 S_2 is opened, holding V_O constant for 10µs prior to integration. This pre-integration hold period assures that S_2 is fully open before S_1 is closed so that no input signal is lost. A minimum of 1µs is recommended to avoid switching overlap. The 10µs hold period shown in Figure 3b also allows an a/d converter measurement to be made at point A. The purpose of this measurement at A is discussed in the "Offset Errors" section.

Integration on CINT

Integration of the input current on C_{INT} begins when S_1 is closed. An immediate step output voltage change occurs as the charge that was stored on the input sensor capacitance is transferred to C_{INT} . Although this period of charging C_{INT} occurs only while S_1 is closed, the charge transferred as S_1 is closed causes the *effective* integration time to be equal to the complete conversion period—see Figure 3b.

The integration period could range from 100 μ s to many minutes, depending on the input current and C_{INT} value. While S_1 is closed, I_{IN} charges C_{INT} , producing a negativegoing ramp at the integrator output voltage, V_O . The output voltage at the end of integration is proportional to the average input current throughout the complete conversion cycle, including the integration period, reset and both hold periods.

Hold Period

Opening S_1 halts integration on C_{INT} . Approximately $5\mu s$ after S_1 is opened, the output voltage is stable and can be measured (at point B). The hold period is $10\mu s$ in this example. C_{INT} remains charged until a S_2 is again closed, to reset for the next conversion cycle.

In this timing example, S_1 is open for a total of 30 μ s. During this time, signal current from the sensor charges the sensor source capacitance. Care should be used to assure that the voltage developed on the sensor does not exceed approximately 200mV during this time. The $I_{\rm IN}$ terminal, pin 2, is internally clamped with diodes. If these diodes forward bias, signal current will flow to ground and will not be accurately integrated.

A maximum of 333nA signal current could be accurately integrated on a 50pF sensor capacitance for 30µs before 200mV would be developed on the sensor.

$$I_{MAX} = (50pF) (200mV)/30\mu s = 333nA$$

OFFSET ERRORS

Figure 3c shows the effect on V_O due to op amp input offset voltage, input bias current and switch charge injection. It assumes zero input current from the sensor. The various offsets and charge injection (ΔQ) jumps shown are typical of that seen with a 50pF source capacitance. The specified "transfer function offset voltage" is the voltage measured during the hold period at B. Transfer function offset voltage is dominated by the charge injection of S_2 opening and op amp V_{OS} . The opening and closing charge injections of S_1 are very nearly equal and opposite and are not significant contributors

Note that using a two-point difference measurement at A and B can dramatically reduce offset due to op amp V_{OS} and S_2 charge injection. The remaining offset with this B-A measurement is due to op amp input bias current charging C_{INT} . This error is usually very small and is exaggerated in the figure.

DIGITAL SWITCH INPUTS

The digital control inputs to S_1 and S_2 are compatible with standard CMOS or TTL logic. Logic input pins 11 and 12 are high impedance and the threshold is approximately 1.4V relative to Digital Ground, pin 13. A logic "low" closes the switch.

Use care in routing these logic signals to their respective input pins. Capacitive coupling of logic transitions to sensitive input nodes (pins 2 through 6) and to the positive power supply (pin 14) will dramatically increase charge injection and produce errors. Route these circuit board traces over a ground plane (digital ground) and route digital ground traces between logic traces and other critical traces for lowest charge injection. See Figure 4.

5V logic levels are generally satisfactory. Lower voltage logic levels may help reduce charge injection errors, depending on circuit layout. Logic high voltages greater than 5.5V, or higher than the V+ supply are not recommended.




FIGURE 4. Circuit Board Layout Techniques.



INPUT BIAS CURRENT ERRORS

Careful circuit board layout and assembly techniques are required to achieve the very low input bias current capability of the IVC102. The critical input connections are at ground potential, so analog ground should be used as a circuit board guard trace surrounding all critical nodes. These include pins 2, 3, 4, 5 and 6. See Figure 4.

Input bias current increases with temperature—see typical performance curve Input Bias Current vs Temperature.

HOLD MODE DROOP

Hold-mode droop is a slow change in output voltage primarily due to op amp input bias current. Droop is specified using the internal $C_{\rm INT}=100 {\rm pF}$ and is based on a $-100 {\rm fA}$ typical input bias current. Current flows out of the inverting input of the internal op amp.

Droop Rate =
$$\frac{-100 \text{fA}}{C_{INT}}$$

With $C_{INT} = 100 pF$, the droop rate is typically only $1nV/\mu s$ —slow enough that it rarely contributes significant error at moderate temperatures.

Since the input bias current increases with temperature, the droop rate will also increase with temperature. The droop rate will approximately double for each 10°C increase in junction temperature—see typical curves.

Droop rate is inversely proportional to $C_{\rm INT}$. If an external integrator capacitor is used, a low leakage capacitor should be selected to preserve the low droop performance of the IVC102.

INPUT CURRENT RANGE

Extremely low input currents can be measured by integrating for long periods and/or using a small value for $C_{\rm INT}$. Input bias current of the internal op amp is the primary source of error.

Larger input currents can be measured by increasing the value of C_{INT} and/or using a shorter integration time. Input currents greater than 200 μ A should not be applied to the pin 2 input, however. The approximately $1.5k\Omega$ series resistance of S_1 will create an input voltage at pin 2 that will begin to forward-bias internal protection clamp diodes. Any current that flows through these protection diodes will not be accurately integrated. See "Input Impedance" section for more information on input current-induced voltage.

Input current greater than 200 μ A can, however, be connected directly to pin 3, using the simple reset-integrate technique shown in Figure 1. Current applied at this input can be externally switched to avoid excessive I•R voltage across S₂ during reset. Inputs up to 5mA at pin 3 can be accurately integrated if C_{INT} is made large enough to limit slew rate to less than 1V/ μ s. A 5mA input current would require C_{INT} = 5nF to produce a 1V/ μ s slew rate. The input current appears as load current to the internal op amp, reducing its ability to drive an external load.

CHOOSING CINT

Internal capacitors C_1 , C_2 and C_3 are high quality metal/oxide types with low leakage and excellent dielectric characteristics. Temperature stability is excellent—see typical curve. They can be connected for $C_{INT}=10pF,\,30pF,\,40pF,\,60pF,\,70pF,\,90pF$ or 100pF. Connect unused internal capacitor pins to analog ground. Accuracy is $\pm 20\%$, which directly influences the gain of the transfer function.

A larger value external $C_{\rm INT}$ can be connected between pins 3 and 10 for slower/longer integration. Select a capacitor type with low leakage and good temperature stability. Teflon®, polystyrene or polypropylene capacitors generally provide excellent leakage, temperature drift and voltage coefficient characteristics. Lower cost types such as NPO ceramic, mica or glass may be adequate for many applications. Larger values for $C_{\rm INT}$ require a longer reset time—see typical curves.

FREQUENCY RESPONSE

Integration of the input signal for a fixed period produces a deep null (zero response) at the frequency $1/T_{\rm INT}$ and its harmonics. An ac input current at this frequency (or its harmonics) has zero average value and therefore produces no output. This property can be used to position response nulls at critical frequencies. For example, a 16.67ms integration period produces response nulls at 60Hz, 120Hz, 180Hz, etc., which will reject ac line frequency noise and its harmonics. Response nulls can be positioned to reduce interference from system clocks or other periodic noise.

Response to all frequencies above $f = 1/T_{INT}$ falls at -20dB/decade. The effective corner frequency of this single-pole response is approximately $1/2.8T_{INT}$.

For the simple reset-and-integrate measurement technique, $T_{\rm INT}$ is equal to the to the time that S_2 is open. The switched-input technique, however, effectively integrates the input signal throughout the full measurement cycle, including the reset period and both hold periods. Using the timing shown in Figure 3, the *effective* integration time is 1/Ts, where Ts is the repetition rate of the sampling.

INPUT IMPEDANCE

The input impedance of a perfect transimpedance circuit is zero ohms. The input voltage ideally would be zero for any input current. The actual input voltage when directly driving the integrator input (pin 3) is proportional to the output slew rate of the integrator. A $1V/\mu s$ slew rate produces approximately 100mV at pin 3. The input of the integrator can be modeled as a resistance:

$$R_{IN} = 10^{-7} / C_{INT}$$
 (2)

with R_{IN} in Ω and C_{INT} in Farads.

Using the internal
$$C_{INT} = C_1 + C_2 + C_3 = 100 pF$$
 (3)
$$R_{IN} = 10^{-7}/100 pF = 1 k \Omega$$

Teflon® E. I. Du Pont de Nemours & Co.






FIGURE 5. Frequency Response of Integrating Converter.

The input resistance seen at pin 2 includes an additional $1.5k\Omega$, the on-resistance of S_1 . The total input resistance is the sum of the switch resistance and R_{IN} , or $2.5k\Omega$ in this example.

Slew rate limit of the internal op amp is approximately $3V/\mu s$. For most applications, the slew rate of V_{OUT} should be limited to $1V/\mu s$ or less. The rate of change is proportional to I_{IN} and inversely proportional to C_{INT} :

Slew Rate =
$$\frac{I_{IN}}{C_{INT}}$$

This can be important in some applications since the slew-induced input voltage is applied to the sensor or signal source. The slew-induced input voltage can be reduced by increasing C_{INT} , which reduces the output slew rate.

NONLINEARITY

Careful nonlinearity measurements of the IVC102 yield typical results of approximately $\pm 0.005\%$ using the internal input capacitors ($C_{INT} = 100 pF$). Nonlinearity will be degraded by using an external integrator capacitor with poor voltage coefficient. Performance with the internal capacitors is typically equal or better than the sensors it is used to measure. Actual application circuits with sensors such as a photodiode may have other sources of nonlinearity.





PACKAGE OPTION ADDENDUM

27-Sep-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
IVC102U	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	IVC102U	Samples
IVC102U/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	IVC102U	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





27-Sep-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

TAPE AND REEL INFORMATION





Α0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
IVC102U/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
IVC102U/2K5	SOIC	D	14	2500	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.