

LME49726 High Current, Low Distortion, Rail-to-Rail Output Audio Operational Amplifier

Check for Samples: LME49726

FEATURES

- Rail-to-Rail Output
- Easily Drives 2kΩ Loads to within 4mV of Each Power Supply Voltage Rail
- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection
- High Output Drive (>300mA)
- Available in VSSOP Exposed-DAP Package

KEY SPECIFICATIONS

- Power Supply Voltage Range: 2.5 to 5.5 V
- Quiescent Current per Amplifier at 5V: 0.7 mA (Typ)
- THD+N, $A_V = 1$, $f_{IN} = 1$ kHz, $R_L = 10$ k Ω :
 - $(V_{OUT} = 3.5V_{P-P}, V_{DD} = 5.0V)$: 0.00008 % (Typ)
 - $(V_{OUT} = 1.5V_{P-P}, V_{DD} = 2.5V)$: 0.00002 % (Typ)
- Equivalent Input Noise (f = 10k): 8.3 nV/√Hz (Typ)
- Slew Rate: ±3.7 V/µs (Typ)
- Gain Bandwidth Product: 6.25 MHz (Typ)
- Open Loop Gain (R_L = 10kΩ): 120 dB (Typ)
- Input Bias Current: 0.2 pA (Typ)
- Input Offset Voltage: 0.5 mV (Typ)
- PSRR (DC): 104 dB (Typ)




Figure 1. Input Voltage Noise vs Frequency $V_{DD} = 3V$

APPLICATIONS

- Portable Audio Amplification
- Preamplifiers and Multimedia
- Equalization and Crossover Networks
- Line Drivers and Receivers
- Active Filters
- DAC I-V Converter Gain Stage
- ADC Front-End Signal Conditioning

DESCRIPTION

The LME49726 is a low distortion, low noise rail-torail output audio operational amplifier optimized and fully specified for high performance, high fidelity applications. The LME49726 delivers superior audio amplification for outstanding signal audio performance. The LME49726 has a very low THD+N to easily satisfy demanding audio applications. To ensure that the most challenging loads are driven without compromise, the LME49726 provides output current greater than 300mA at 5V. Further, dynamic range is maximized by an output that drives 2kΩ loads to within 4mV of either power supply voltage.

The LME49726 has a supply range of 2.5V to 5.5V. Over this supply range the LME49726's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49726 is unity gain stable.





Figure 2. Supply Current vs Supply Voltage per Amplifier, $R_L = No Load$, $A_V = -1$

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Typical Connections






Figure 3. Inverting Configuration Split Supplies

Figure 4. Inverting Configuration Single Supplies

Connection Diagram




Figure 5. See Package Number DGN0008A





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

Input Voltage Output Short Circuit ⁽⁴⁾ Power Dissipation ESD Rating ⁽⁵⁾ ESD Rating ⁽⁶⁾ Junction Temperature (V _{SS}) – 0.7V to (V _{DD}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuation (V _{SS}) – 0.7V to (V _{SS}) + Continuati			
	Power Supply Voltage	$V_S = V_{SS} - V_{DD}$	6V
Output Short Circuit ⁽⁴⁾ Power Dissipation ESD Rating ⁽⁵⁾ ESD Rating ⁽⁶⁾ Junction Temperature	Storage Temperature		−65°C to 150°C
Power Dissipation ESD Rating ⁽⁵⁾ ESD Rating ⁽⁶⁾ Junction Temperature	Input Voltage	$(V_{SS}) - 0.7V$ to $(V_{DD}) + 0.7V$	
ESD Rating ⁽⁵⁾ ESD Rating ⁽⁶⁾ Junction Temperature	Output Short Circuit (4)		Continuous
ESD Rating ⁽⁶⁾ Junction Temperature	Power Dissipation		Internally Limited
Junction Temperature	ESD Rating ⁽⁵⁾		2000V
	ESD Rating ⁽⁶⁾		200V
Thermal Resistance 9 (DGN0008A) 72	Junction Temperature		150°C
UA (/	Thermal Resistance	θ _{JA} (DGN0008A)	72°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.

OPERATING RATINGS(1)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T _A ≤ 125°C
Supply Voltage Range		2.5V ≤ V _S ≤ 5.5V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Product Folder Links: LME49726



ELECTRICAL CHARACTERISTICS ($V_{DD} = 5.0V$ and $V_{DD} = 2.5V$)

The following specifications apply for the circuit shown in Figure 1. V_{DD} = 5.0V and V_{DD} = 2.5V, V_{SS} = 0.0V, V_{CM} = $V_{DD/2}$, R_L = 10k Ω , C_{LOAD} = 20pF, f_{IN} = 1kHz, BW = 20–20kHz, and T_A = 25°C, unless otherwise specified.

Symbol	Borometer	Conditions	LME4	Units	
Symbol	Parameter	Conditions	Typical ⁽¹⁾	Limit ⁽²⁾	(Limits)
TUDAN	Tarable and State of National Nation	$\begin{aligned} A_V &= -1,\ V_{OUT} = 3.5 V_{p-p},\ V_{DD} = 5 V \\ R_L &= 600 \Omega \\ R_L &= 2 k \Omega \\ R_L &= 10 k \Omega \end{aligned}$	0.0008 0.0002 0.0008		% % %
THD+N Total Ha	Total Harmonic Distortion + Noise	$\begin{array}{l} A_V = -1, \ V_{OUT} = 1.5 V_{p-p}, \ V_{DD} = 2.5 V \\ R_L = 600 \Omega \\ R_L = 2 k \Omega \\ R_L = 10 k \Omega \end{array}$	0.001 0.0008 0.0002		% % %
GBWP	Gain Bandwidth Product		6.25	5.0	MHz (min)
SR	Slew Rate	$A_V = +1, R_L = 10k\Omega$	3.7	2.5	V/µs (min)
t _s	Settling time	A _V = 1V step 0.1% error range 0.001% error range	800 1.2		ns µs
e _N	Equivalent Input Noise Voltage	f _{BW} = 20Hz to 20kHz (A-weighted)	0.7	1.25	μV _{RMS} (max)
e _N		f = 10kHz	8.3		nV / √Hz
	Equivalent Input Noise Density	f = 1kHz	10		nV / √Hz
		f = 100Hz	24		nV / √Hz
I _N	Current Noise Density	f = 1kHz	0.75		pA / √Hz
Vos	Input Offset Voltage	$V_{IN} = V_{DD/2}, V_O = V_{DD/2}, A_V = 1$	0.5	2.25	mV (max)
ΔV _{OS} /ΔTemp	Average Input Offset Voltage Drift vs Temperature	40°C ≤ T _A ≤ 85°C	1.2		μV/°C
PSRR	Power Supply Rejection Ratio	2.5 to 5.5V, V _{CM} = 0, V _{DD} /2	104	85	dB (min)
ISO _{CH-CH}	Channel-to-Channel Isolation	f _{IN} = 1kHz	94		dB
I _B	Input Bias Current	$V_{CM} = V_{DD}/2$	±0.2		pA
ΔI _{OS} /ΔTemp	Input Bias Current Drift vs Temperature	-40°C ≤ T _A ≤ 85°C	35		nA/°C
Ios	Input Offset Current	$V_{CM} = V_{DD}/2$	±0.2		pA
V _{IN-CM}	Common-Mode Input Voltage Range			V _{DD} -1.6 V _{SS} +0.1	V (min)
CMRR	Common Mode Rejection Ratio	0.1V < V _{DD} - 1.6V	95	80	dB (min)
1/f	1/f Corner Frequency		2		kHz
A _{VOL}	Open-Loop Voltage Gain	$V_{OUT} = V_{DD}/2$	120	100	dB (min)
	Maximum Output Valtaga Suing	$R_L = 2k\Omega$ to $V_{DD}/2$	V _{DD} -0.004 V _{SS} +0.004		V (min) V (max)
V _{OUTSWING}	Maximum Output Voltage Swing	$R_L = 16\Omega$ to $V_{DD}/2$	V _{DD} -0.33 V _{SS} +0.33		V (min) V (max)
1	Output Current	$V_{OUT} = 5V$, $V_{DD} = 5V$	350		mA
lout	Output Ourient	$V_{OUT} = 2.5V, V_{DD} = 2.5V$	160		mA
la	Quiescent Current per Amplifier	$I_{OUT} = 0mA, V_{DD} = 5V$	0.7	1.1	mA (max)
I _S	Quioscont Gunent per Ampinier	$I_{OUT} = 0$ mA, $V_{DD} = 2.5$ V	0.64	1.0	mA (max)

⁽¹⁾ Typical values represent most likely parametric norms at $T_A = +25$ °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Datasheet min/max specification limits are specified by test or statistical analysis.

Product Folder Links: LME49726

Submit Documentation Feedback

Copyright © 2008-2013, Texas Instruments Incorporated



TYPICAL PERFORMANCE CHARACTERISTICS

1HD+N (%)

0.001

0.0001





Figure 6.



THD+N vs Output Voltage $V_{DD}=2.50V,\ V_{SS}=-2.50V,\ R_L=600\Omega$ $A_V=-1,\ f=1kHz,\ BW=22-22kHz$ 0.01 0.001 0.001 0.01 0.1 1 10 OUTPUT VOLTAGE (V)

Figure 10.

THD+N vs Frequency $V_{DD}=1.25V,\,V_{SS}=-1.25V,\,R_L=600\Omega$ $V_{O}=1.5V_{P-P},\,BW=22-80kHz$ 0.01

FREQUENCY (Hz)
Figure 7.

10k

100k

100




Figure 9.




Figure 11.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 12.




Figure 14.




Figure 16.




Figure 13.




Figure 15.




Figure 17.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 18.




Figure 20.




Figure 22.




Figure 19.




Figure 21.




Figure 23.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 24.




Figure 26.




Figure 25.





Figure 27.





APPLICATION INFORMATION

DISTORTION MEASUREMENTS

The vanishingly low residual distortion produced by LME49726 is below the capabilities of all commercially available equipment. This makes distortion measurements just slightly more difficult than simply connecting a distortion meter to the amplifier's inputs and outputs. The solution. however, is quite simple: an additional resistor. Adding this resistor extends the resolution of the distortion measurement equipment.

The LME49726's low residual is an input referred internal error. As shown in Figure 29, adding the 10Ω resistor connected between athe amplifier's inverting and non-inverting inputs changes the amplifier's noise gain. The result is that the error signal (distortion) is amplified by a factor of 101. Although the amplifier's closed-loop gain is unaltered, the feedback available to correct distortion errors is reduced by 101. To ensure minimum effects on distortion measurements, keep the value of R1 low as shown in Figure 29.

This technique is verified by duplicating the measurements with high closed loop gain and/or making the measurements at high frequencies. Doing so, produces distortion components that are within measurement equipment capabilities. This datasheet's THD+N and IMD values were generated using the above described circuit connected to an Audio Precision System Two Cascade.




Figure 29. THD+N and IMD Distortion Test Circuit

OPERATING RATINGS AND BASIC DESIGN GUIDELINES

The LME49726 has a supply voltage range from +2.5V to +5.5V single supply or ±1.25 to ±2.75V dual supply.

Bypassed capacitors for the supplies should be placed as close to the amplifier as possible. This will help minimize any inductance between the power supply and the supply pins. In addition to a $10\mu F$ capacitor, a $0.1\mu F$ capacitor is also recommended in CMOS amplifiers.

The amplifier's inputs lead lengths should also be as short as possible. If the op amp does not have a bypass capacitor, it may oscillate.

BASIC AMPLIFIER CONFIGURATIONS

The LME49726 may be operated with either a single supply or dual supplies. Figure 2 shows the typical connection for a single supply inverting amplifier. The output voltage for a single supply amplifier will be centered around the common-mode voltage, V_{CM} . Note, the voltage applied to the V_{CM} insures the output stays above ground. Typically, the V_{CM} should be equal to $V_{DD}/2$. This is done by putting a resistor divider circuit at this node, see Figure 30.

Product Folder Links: LME49726






Figure 30. Single Supply Inverting Op Amp

Figure 31 shows the typical connection for a dual supply inverting amplifier. The output voltage is centered on zero.




Figure 31. Dual Supply Inverting Configuration

Figure 32 shows the typical connection for the Buffer Amplifier or also called a Voltage Follower. The Buffer is a unity gain stable amplifier.





Figure 32. Unity-Gain Buffer Configuration




Typical Applications




 $A_V = 34.5$ F = 1 kHz $E_n = 0.38 \text{ }\mu\text{V}$ A Weighted

Figure 33. NAB Preamp



 $A_V = 34.5$ F = 1 kHz $E_n = 0.38 \text{ }\mu\text{V}$ A Weighted

Figure 34. NAB Preamp Voltage Gain vs Frequency




 $V_O = V1-V2$

Figure 35. Balanced to Single Ended Converter


Copyright © 2008–2013, Texas Instruments Incorporated






$$V_0 = V1 + V2 - V3 - V4$$

Figure 36. Adder/Subtracter



$$f_0 = \frac{1}{2\pi RC}$$

Figure 37. Sine Wave Oscillator




if C1 = C2 = C $R1 = \frac{\sqrt{2}}{2\omega_0C}$ $R2 = 2 \bullet R1$ Illustration is $f_0 = 1 \text{ kHz}$

Figure 38. Second Order High Pass Filter (Butterworth)

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated






$$C1 = \frac{\sqrt{2}}{\omega_0 F}$$

$$C2 = \frac{C1}{2}$$

Illustration is $f_0 = 1 \text{ kHz}$

Figure 39. Second Order Low Pass Filter (Butterworth)



$$\begin{split} f_0 &= \frac{1}{2\pi C1R1}, Q = \frac{1}{2} \left(1 + \frac{R2}{R0} + \frac{R2}{RG} \right), A_{BP} = QA_{LP} = QA_{LH} = \frac{R2}{RG} \end{split}$$
 Illustration is $f_0 = 1 \text{ kHz}, \ Q = 10, \ A_{BP} = 1$

Figure 40. State Variable Filter




Figure 41. AC/DC Converter

Product Folder Links: LME49726

Copyright © 2008–2013, Texas Instruments Incorporated






Figure 42. 2 Channel Panning Circuit (Pan Pot)





Figure 43. Line Driver





$$\begin{split} f_L &= \frac{1}{2\pi R2C1}, f_{LB} = \frac{1}{2\pi R1C1} \\ f_H &= \frac{1}{2\pi R5C2}, f_{HB} = \frac{1}{2\pi (R1 + R5 + 2R3)C2} \\ Illustration is: \\ f_L &= 32 \ Hz, f_{LB} = 320 \ Hz \\ f_H &= 11 \ kHz, f_{HB} = 1.1 \ kHz \end{split}$$

Figure 44. Tone Control





Figure 45.

Copyright © 2008–2013, Texas Instruments Incorporated


Product Folder Links: *LME49726*





 $\begin{array}{l} A_v = 35 \text{ dB} \\ E_n = 0.33 \text{ } \mu\text{V} \\ \text{S/N} = 90 \text{ dB} \\ \text{f} = 1 \text{ kHz} \\ \text{A Weighted}, \text{ V}_{\text{IN}} = 10 \text{ mV} \\ \text{@f} = 1 \text{ kHz} \end{array}$


Figure 46.



If R2 = R5, R3 = R6, R4 = R7 $V0 = \left(1 + \frac{2R2}{R1}\right) \frac{R4}{R3} (V2 - V1)$ Illustration is: V0 = 101 (V2 - V1)

Figure 47. Balanced Input Mic Amp





fo (Hz)	C ₁	C ₂	R ₁	R ₂					
32	0.12µF	4.7µF	75kΩ	500Ω					
64	0.056µF	3.3µF	68kΩ	510Ω					
125	0.033µF	1.5µF	62kΩ	510Ω					
250	0.015μF	0.82µF	68kΩ	470Ω					
500	8200pF	0.39µF	62kΩ	470Ω					
1k	3900pF	0.22µF	68kΩ	470Ω					
2k	2000pF	0.1µF	68kΩ	470Ω					
4k	1100pF	0.056µF	62kΩ	470Ω					
8k	510pF	0.022µF	68kΩ	510Ω					
16k	330pF	0.012µF	51kΩ	510Ω					
t volume of change = ±12 dB Q = 1.									


LME49726 Bill of Materials

Description	Designator	Part Number	Manufacturer	Quantity/Brd	
Ceramic Capacitor 0.1uF, 10%, 50V 0805 SMD	C1, C2, C5–C8	08055C104KAT2A	AVX	2	
Tantalum Capacitor 2.2uF,10%, 20V, A-size	C9, C11	T491A225K020AT	Kemet	Not Stuff	
Tantalum Capacitor 10uF,10%, 20V, B-size	C3, C4	T491B106K020AT	Kemet	2	
Resistor 0Ω, 1/8W 1% 0805 SMD	R1, R4, R6, R9, R13, R14	LURUWURUSUUUUZUFA		6	
Header, 2-Pin	JP1, JP2, JP3, JP4	HDR1X2	Header 2	4	
Header, 3-Pin	JP5	HDR1X3	Header 3	1	
Resistor 10kΩ, 1/8W 1% 0805 SMD	R2, R3, R7, R8	CRCW080510K0FKEA	Vishay	4	
Dual Rail-to-Rail Op Amp	U1	LME49726	Texas Instruments	1	
Resistor 100meg/open 1/8W 0805 SMD	R5, R10, R11, R12	OPEN N/A	N/A	0	

Product Folder Links: LME49726



LME49726 Board Circuit





LME49726 Demo Board Views




Figure 49. Top Silkscreen




Figure 50. Top Layer






Figure 51. Bottom Layer



REVISION HISTORY

Rev	Date	Description
1.0	11/05/08	Initial release.
1.01	05/25/10	Increased Operating Temperature Range.
1.02	07/14/11	Added curves 30038602 and 03 and input text edits.
1.03	07/19/11	Re-released the D/S to the WEB after adding curves 30038602 and 03.
С	04/04/13	Changed layout of National Data Sheet to TI format.

Product Folder Links: LME49726



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LME49726MY/NOPB	ACTIVE	MSOP- PowerPAD	DGN	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZA3	Samples
LME49726MYX/NOPB	ACTIVE	MSOP- PowerPAD	DGN	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZA3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2017

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LME49726MY/NOPB	MSOP- Power PAD	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LME49726MYX/NOPB	MSOP- Power PAD	DGN	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 4-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LME49726MY/NOPB	MSOP-PowerPAD	DGN	8	1000	210.0	185.0	35.0
LME49726MYX/NOPB	MSOP-PowerPAD	DGN	8	3500	367.0	367.0	35.0



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.