











SN74LV07A

SCES337K-MAY 2000-REVISED OCTOBER 2014

# SN74LV07A Hex Buffers/Drivers With Open-Drain Outputs

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Outputs are Disabled During Power Up and Power Down With Inputs Tied to V<sub>CC</sub>
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 200-V Machine Model
  - 1000-V Charged-Device Model

# 2 Applications

- Servers
- Telecom Infrastructures
- TV Set-Top Boxes

## Description

These hex buffers/drivers are designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The SN74LV07A device performs the Boolean function Y = A in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TVSOP (14)	3.60 mm x 4.40 mm		
	SOIC (14)	8.65 mm x 3.91 mm		
SN74LV07A	SOP (14)	10.30 mm x 5.30 mm		
	SSOP (14)	6.20 mm x 5.30 mm		
	TSSOP (14)	5.00 mm x 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# 4 Simplified Schematic





# **Table of Contents**

1	Features 1	9	Detailed Description	7
2	Applications 1	-	9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	
4	Simplified Schematic		9.3 Feature Description	
5	Revision History		9.4 Device Functional Modes	7
6	Pin Configuration and Functions	10	Application and Implementation	8
-	_		10.1 Application Information	
7	Specifications		10.2 Typical Application	
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	
	7.2 Handling Ratings	12	Layout	
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	
	7.4 Thermal Information		•	
	7.5 Electrical Characteristics 5			
	7.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V 5	13	Device and Documentation Support	
	7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$		13.1 Related Links	10
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		13.2 Trademarks	10
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	10
	7.10 Operating Characteristics 6		13.4 Glossary	
	, ,	14	Mechanical, Packaging, and Orderable	
_	21		Information	10
8	Parameter Measurement Information 7			


# **5 Revision History**

CI	hanges from Revision J (October 2010) to Revision K	Page
•	Updated document to new TI data sheet format	
•	Deleted Ordering Information table.	······································
•	Added Handling Ratings table	4
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	4
•	Added Thermal Information table.	!
•	Added Typical Characteristics.	(
•	Added Detailed Description section	
•	Added Application and Implementation section	8
•	Added Power Supply Recommendations and Layout sections	9



# 6 Pin Configuration and Functions

SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE



#### **Pin Functions**

Р	IN		PEODINE
NAME	NO.	I/O	DESCRIPTION
1A	1	I	1A Input
1Y	2	0	1Y Output
2A	3	I	2A Input
2Y	4	0	2Y Output
ЗА	5	I	3A Input
3Y	6	0	3Y Output
4A	9	I	4A Input
4Y	8	0	4Y Output
5A	11	I	5A Input
5Y	10	0	5Y Output
6A	13	I	6A Input
6Y	12	0	6Y Output
GND	7	_	Ground Pin
V <sub>CC</sub>	14	_	Power Pin

Copyright © 2000–2014, Texas Instruments Incorporated



# 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage range		-0.5	7	V	
VI	Input voltage range <sup>(2)</sup>	-0.5	7	V		
Vo	Voltage range applied to any output in the high-im	-0.5	7	V		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		-35	mA	
	Continuous current through V <sub>CC</sub> or GND	, , , , , , , , , , , , , , , , , , , ,				

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	<del>-</del> 65	150	ů
V	Floatrootatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT			
V <sub>CC</sub>	Supply voltage		2	5.5	V			
		V <sub>CC</sub> = 2 V	1.5					
\/	High level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		V			
$V_{IH}$	High level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V			
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7					
		V <sub>CC</sub> = 2 V		0.5	V			
\ <i>/</i>	Low lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$				
$V_{IL}$	Low level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$						
VI	Input voltage		0	5.5	V			
Vo	Output voltage		0	5.5	V			
		V <sub>CC</sub> = 2 V		50	μΑ			
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2				
l <sub>OL</sub>	Low level output current	V <sub>CC</sub> = 3 V to 3.6 V		8	mA			
		V <sub>CC</sub> = 4.5 V to 5.5 V		16				
		V <sub>CC</sub> = 2.3 V to 2.7 V		200				
Δt/Δν	Input transition rise and fall rate	V <sub>CC</sub> = 3 V to 3.6 V		ns/V				
		V <sub>CC</sub> = 4.5 V to 5.5 V						
T <sub>A</sub>	Operating free-air temperature		-40	125	°C			

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74LV07A

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

			SN74LV07A								
	THERMAL METRIC <sup>(1)</sup>	D	DB	DGV	NS	PW	UNIT				
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.6	112.5	135.2	95.4	128.7					
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	65.0	57.9	52.9	57.2					
$R_{\theta JB}$	Junction-to-board thermal resistance	54.9	59.9	68.3	51.2	70.7	°C/W				
ΨЈТ	Junction-to-top characterization parameter	25.0	25.0	9.2	17.9	9.3					
ΨЈВ	Junction-to-board characterization parameter	54.7	59.3	67.6	53.8	70.0					

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	SI	N74LV07A		-40°C to 125°C SN74LV07A								
			MIN	TYP MA	X MIN	TYP	MAX							
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		0	.1		0.1							
	I <sub>OL</sub> = 2 mA	2.3 V		0	.4		0.4	V						
$V_{OL}$	I <sub>OL</sub> = 8 mA	3 V		0.4	4		0.44	V						
	I <sub>OL</sub> = 16 mA	4.5 V		0.5	55		0.55							
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±1		±1		±1		±1			±1	μA
I <sub>OH</sub>	$V_{I} = V_{IH},$ $V_{OH} = V_{CC}$	5.5 V		±2	.5		±2.5	μΑ						
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	20		20	μA						
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5		5	μA						
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.6		1.6		pF						

# 7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD T <sub>A</sub> = 25°C		SN74LV07A		-40°C to 125°C SN74LV07A		UNIT		
	(INFOT)	(001701)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	Υ	0 45 -5		6.6 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1	13	1	14	20
t <sub>PHL</sub>	Α	Y	$C_L = 15 pF$		7.5 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1	13	1	14	ns
t <sub>PLH</sub>	Α	Υ	C <sub>L</sub> = 50 pF		11.1	15.2	1	18	1	19	20
t <sub>PHL</sub>	А	Υ			9.6	15.2	1	18	1	19	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	1	<sub>A</sub> = 25°C		SN74L\	/07A	-40°C to 1 SN74LV		UNIT
	(INPOT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	Υ	0 45 5		5 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9.5	
t <sub>PHL</sub>	Α	Υ	$C_L = 15 \text{ pF}$		5 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9.5	ns
t <sub>PLH</sub>	Α	Υ	C <sub>L</sub> = 50 pF		8.2	10.6	1	12	1	13	
t <sub>PHL</sub>	А	Y			6.6	10.6	1	12	1	13	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Product Folder Links: SN7

Copyright © 2000-2014, Texas Instruments Incorporated



# 7.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	٦	Γ <sub>A</sub> = 25°C		SN741	_V07A	-40°C to 12 SN74LV0		UNIT
	(INPUT)	(001201)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	Υ	0 45 5		3.8	5.5 <sup>(1)</sup>	1	6.5	1	7.2	
t <sub>PHL</sub>	Α	Υ	$C_L = 15 pF$		3.4 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1	6.5	1	7.2	ns
t <sub>PLH</sub>	А	Y	0 50-5		5.7	7.5	1	8.5	1	9.2	
t <sub>PHL</sub>	Α	Υ	$C_L = 50 \text{ pF}$		4.5	7.5	1	8.5	1	9.2	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.9 Noise Characteristics(1)

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.4	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic VOL		-0.1	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V <sub>OH</sub>		3.2		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


<sup>(1)</sup> Characteristics are for surface-mount packages only.


# 7.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

	PARAMETER	TEST C	CONDITIONS	V <sub>CC</sub>	TYP	UNIT
0	Power dissipation capacitance	C 50 pF	f 10 MH=	3.3 V	2.9	pF
$C_{pd}$		$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	5.3	

# 7.11 Typical Characteristics






Submit Documentation Feedback

Copyright © 2000–2014, Texas Instruments Incorporated



#### 8 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

## 9 Detailed Description

#### 9.1 Overview

The outputs of the SN74LV07A device are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 16 mA at 5-V  $V_{CC}$ . Inputs can be driven from 2.5-V, 3.3-V, or 5-V (CMOS) devices. This feature allows the use of the SN74LV07A device as a translator in a mixed-system environment. This device is fully specified for partial power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, thus preventing a damaging current backflow through the device when it is powered down.

## 9.2 Functional Block Diagram



Figure 4. Logic Diagram, Each Buffer/Driver (Positive Logic)

#### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows up or down voltage translation
  - Inputs and outputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

Table 1. Function Table (Each Buffer/Driver)

INPUT A	OUTPUT Y
Н	Н
L	L



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SN74LV07A device is a low drive, open-drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5-V tolerant. The outputs are open drain and 5.5-V tolerant; thus, allowing the device to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

## 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and is open drain, so it has low output drive only. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - Load currents should not exceed 35 mA per output and 50 mA total for the part.



### Typical Application (continued)

#### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µF is recommended. If there are multiple V<sub>CC</sub> terminals then 0.01 µF or 0.022 µF is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram



## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV07A	Click here	Click here	Click here	Click here	Click here

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV07A





16-Oct-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV07AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		LV07A	Samples
SN74LV07ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV07A	Samples
SN74LV07ANSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV07A	Samples
SN74LV07APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples
SN74LV07APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV07A	Samples



# PACKAGE OPTION ADDENDUM

16-Oct-2014

(1) The marketing status values are defined as follows:

www.ti.com

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Apr-2014


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV07ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV07ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV07ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV07APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV07APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 29-Apr-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV07ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV07ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV07ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV07APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV07APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV07APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV07APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV07APWT	TSSOP	PW	14	250	367.0	367.0	35.0

# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity